A novel CMOS voltage multiplier is proposed which is based on MOS transistors in the saturation region and uses a resistor load. A pencil-and-paper optimized design procedure and a detailed analysis of second-order non-idealities which affect the multiplier core are given. The circuit has been designed with a 1.2 mum CMOS process setting a 3V power supply and simulations have been performed to validate results. Copyright (C) 2001 John Wiley & Sons, Ltd.
Analysis and optimization of a novel CMOS multiplier
GIUSTOLISI, Gianluca;PALMISANO, Giuseppe;PALUMBO, Gaetano
2001-01-01
Abstract
A novel CMOS voltage multiplier is proposed which is based on MOS transistors in the saturation region and uses a resistor load. A pencil-and-paper optimized design procedure and a detailed analysis of second-order non-idealities which affect the multiplier core are given. The circuit has been designed with a 1.2 mum CMOS process setting a 3V power supply and simulations have been performed to validate results. Copyright (C) 2001 John Wiley & Sons, Ltd.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
R007 - Analisys and Optimisation of a Novel CMOS Multiplier.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Licenza:
Non specificato
Dimensione
2.03 MB
Formato
Adobe PDF
|
2.03 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
