In this communication we propose a simple and well-defined approach for the design of fast settling amplifiers suitable for switched capacitors circuits. The design is based on a settling-time oriented compensation that makes the phase of the closed-loop amplifier to be linearly related to the frequency, thus emulating the behavior of an ideal delay, like in a Bessel filter. The design and the simulation of a three-stage amplifier in a 65-nm CMOS process validate the proposed settling-time oriented approach.
Settling-time oriented OTA design through the approximation of the ideal delay
Giustolisi, Gianluca;Palumbo, Gaetano
2018-01-01
Abstract
In this communication we propose a simple and well-defined approach for the design of fast settling amplifiers suitable for switched capacitors circuits. The design is based on a settling-time oriented compensation that makes the phase of the closed-loop amplifier to be linearly related to the frequency, thus emulating the behavior of an ideal delay, like in a Bessel filter. The design and the simulation of a three-stage amplifier in a 65-nm CMOS process validate the proposed settling-time oriented approach.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
08351087_Settling-time oriented OTA design through the approximation of the ideal delay.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Dimensione
294.02 kB
Formato
Adobe PDF
|
294.02 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.