

Received 1 August 2022, accepted 10 September 2022, date of publication 16 September 2022, date of current version 26 September 2022. Digital Object Identifier 10.1109/ACCESS.2022.3207151

RESEARCH ARTICLE

A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers

GIANLUCA GIUSTOLISI^{®1}, (Senior Member, IEEE), ROSARIO MITA¹, (Member, IEEE), GAETANO PALUMBO^{®1}, (Fellow, IEEE), AND GIUSEPPE SCOTTI^{®2}, (Senior Member, IEEE) ¹DIEEI, Università degli Studi di Catania, 95125 Catania, Italy

²DIIET, Università degli Studi di Roma "La Sapienza," 00184 Rome, Italy

Corresponding author: Gianluca Giustolisi (gianluca.giustolisi@unict.it)

ABSTRACT This paper presents an efficient solution to reduce the power consumption of the popular linear feedback shift register by exploiting the gated clock approach. The power reduction with respect to other gated clock schemes is obtained by an efficient implementation of the logic gates and properly reducing the number of XOR gates in the feedback network. Transistor level simulations are performed by using standard cells in a 28-nm FD-SOI CMOS technology and a 300-MHz clock. Simulation results show a power reduction with respect to traditional implementations, which reaches values higher than 30%.

INDEX TERMS Complementary pass-transistor logic (CPL), gated clock, linear feedback shift register (LFSR), low-power design, transmission gate (TG).

I. INTRODUCTION

Today, linear feedback shift registers (LFSRs) are widely used in many electronics equipment that require very fast generation of a pseudo-random sequence, such as built-in test of digital circuits [1], [2], [3], [4], [5], where the minimization of area, power and delay are the most important figures of merit. LFSRs are also fundamental building blocks in stream ciphers for secure communications used in GSM and LTE applications [6], and in lightweight stream ciphers for embedded systems [7]. Word-based LFSRs were introduced to efficiently use the structure of modern word-based processors. Such LFSRs are used in a variety of stream ciphers, most notably in the SNOW series of stream ciphers [8] and in image encryption applications [9]. LFSRs are also used to generate an approximation of white noise for parameters estimation and system identification purposes [10], and in the Global Positioning System where an LFSR is used to rapidly transmit a sequence that indicates high-precision relative time offsets [11]. LFSRs are also widely used in direct sequence spread spectrum (DSSS) systems [12], and error detection and correction by implementing BCH (Bose, Chaudhuri,





FIGURE 1. Generic *n*-bit LFSR: Fibonacci or standard configuration (a) and Galois or modular configuration (b).

Hocquenghem) and CRC (cyclic redundancy codes) encoder and decoder circuits [13], [14], [15]. Recently LFSR have been also exploited to build strong physical unclonable functions (PUFs) for cryptographic applications [16], [17]. Hardware implementation of linear feedback shift registers can be obtained by adopting two alternative configurations, both depicted in Fig. 1, each generating the same output bit stream. The configurations are named Fibonacci configuration (Fig. 1a) also known as standard, many-to-one or external XOR gates, and the Galois configuration (Fig. 1b) also known as modular, one-to-many or internal XOR gates [18].

These topologies are very simple to build, but since the clock-path of all flip-flops toggles at every clock cycle, they waste a non-negligible amount of power.

Although the LFSR power consumption has been extensively addressed in literature [19], [20], [21], the proposed solutions reduced power consumption at the cost of an increased circuit complexity, thus obscuring the major advantage of the LFSRs. A gated clock solution to reduce power consumption of the LFSRs has been also proposed by one of the authors in [22], where the analysis demonstrated that the power reduction strongly depends on the technological characteristics of the employed gates.

Moreover, in the same paper it has been found that a relationship involving technology parameters has to be satisfied in order to achieve a power reduction with respect to a traditional (non-gated clock) LFSR. In particular, even if the above relationship involving technology parameters gets satisfied, the maximum power reduction allowed by the approach in [22] with respect to a traditional (non-gated clock) LFSR is below 10%.

In this paper we propose a more efficient gated clock design approach for LFSRs, which greatly reduce power consumption without unduly complicating the traditional simple topology. With respect to other gated clock schemes, the proposed approach allows more power saving, thanks to a power efficient implementation of the logic gates that implement the clock gating network, and by properly reducing the number of XOR gates in the feedback path. Indeed, the proposed approach has resulted in a power reduction that can reach values higher than 30%.

II. BACKGROUND

A. LINEAR FEEDBACK SHIFT REGISTER

A linear feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state.

By referring to the standard implementation in Fig. 1, LFSR is realized with an array of flip-flops (FFs) with a linear feedback performed by several XOR gates.

The initial value of the LFSR is called the seed, and since the operation of the register is deterministic, the stream of values produced by the register is completely determined by its current state. Although LFSRs are very simple to implement, they are based on a rather complex mathematical theory [23]. However, they can be efficiently described through the n^{th} order polynomial

$$p_c = x^n + c_{n-1}x^{n-1} + \dots + c_1x + 1 \tag{1}$$

where the binary coefficients c_i (i = 1, 2, ..., n - 1), define the well-known characteristic polynomial (p_c), which set the



FIGURE 2. Traditional gated clock circuit for FFs without enable signal.



FIGURE 3. Gated clock LFSR implementation.

length of the pseudo-random sequence and the other statistical properties of the bit generator.

By defining P_{FF} and P_{XOR} the power consumption of the FFs and the XOR gates, respectively, the power consumption of the conventional LFSR in Fig. 1 can be modeled as

$$P_{Conv} = nP_{FF} + n_t \alpha P_{XOR} \tag{2}$$

where *n* is the register length (i.e., the order of the generator), n_t is the number of the inner taps (i.e., the number of the terms of the polynomial characteristic except x^n and 1), α is the switching activity at the inner nodes, which, in a LFSR with $n \ge 6$ and assuming maximum period, is approximately equal to 0.5 [22].

From (2), it appears that for the topologies in Fig. 1 the clock path toggles at every clock cycle, thus dissipating a significant amount of power especially at high clock rates.

Vice versa, power consumption of FF D-path and XOR gates depend on the switching activity and hence its value is reduced by 50% with respect to the maximum value.

B. DYNAMIC POWER MANAGEMENT

Dynamic Power Management (DPM) is a commonly adopted strategy to reduce power consumption in a digital system. It consists in disabling the logic circuits that are not performing functional operations during a particular time frame.

At circuit level, this strategy is known as "gated clock approach" [24], [25] and, for flip-flops with no enable signal, it consists in their activation only when the input signal is different from the actual output value, according to the scheme depicted in Fig. 2.

A modified LFSR that takes advantage of the gated clock strategy is shown in Fig. 3. The topology reduces the flip-flop

power consumption, P_{FF} , at the price of additional power consumption due to the extra gates required to implement the gated clock approach.

Therefore, for the gated clock LFSR in Fig. 3, the power consumption in (2) turns into

$$P_{GC} \approx n\alpha P'_{FF} + (n+n_t) \alpha P_{XOR} + n\alpha P_{NAND}$$
(3)

where the term $n \cdot \alpha \cdot P'_{FF}$ represents the dissipation of the FFs with the new load conditions (i.e., the extra XOR gates).

In [22], to further reduce the power consumption of the extra gates, the authors proposed a single CMOS XORNAND gate to drive the clock terminals of the FFs. The power dissipation was estimated in

$$P_{GC[22]} \approx n\alpha P'_{FF} + n_t \alpha P_{XOR} + n\alpha P_{XORNAND}$$
(4)

but, the reduction in the overall power dissipation with respect to a traditional (non-gated clock) LFSR was no better than 10%, thus limiting the benefit of the proposed topology.

III. IMPROVED GATED CLOCK IMPLEMENTATION

A. EFFICIENT LOGIC GATE IMPLEMENTATION

Reducing the overall power dissipation can be accomplished by reducing the power consumption of the term $P_{XORNAND}$ in (4). This can be done by means of the power-aware solution depicted in Fig. 4, which combines the benefits of the complementary pass transistor logic (CPL-XOR/XNOR) with the transmission gate approach (TG-MUX) [26]. It is worth noting that the complementary signals required by the CPL-XOR/XNOR section are easily available as output signals of many FF standard cells. Moreover, the complementary outputs of the CPL-XOR/XNOR section are perfectly tailored to drive the TG-MUX section since they guarantee a full voltage swing at the output node of the XORAND gate without any additional level restoring transistors.

The power consumption of a gated clock LFSR implemented using the XORAND circuit in fig. 4 can be modeled as

$$P_{CPT \ TG} \approx n\alpha P_{FF}^{''} + n_t \alpha P_{XOR} \tag{5}$$

where the power consumption of the gated circuit, $P_{XORNAND}$, is virtually eliminated and the FFs power consumption, P_{FF}'' , accounts for the smaller capacitive effects due to both CPL and TG circuits.

B. REDUCED XOR NUMBER

To further cut down the LFSR power consumption, we propose an additional strategy to reduce the number of XOR gates in the feedback path, n_t , by taking advantage of the CPL-XOR/XNOR section in Fig. 4. Indeed, at the output of this CPL gate we have a binomial $x^{i+1} \oplus x^i$, with index *i* from 0 to n - 2, which can be used to save XORs in the feedback path. For example, considering the polynomial $x^7 + x^3 + x^2 + x + 1$, instead of using three XORs in the feedback path to implement $x^3 \oplus (x^2 \oplus (x \oplus 1))$, we can simply do the XOR of the binomials $x^3 \oplus x^2$ and $x \oplus 1$ available at the



FIGURE 4. Power-aware XORAND for gated clock implementation.

outputs of the CPL gates. Moreover, in case of non-adjacent taps, we can exploit the property $x^i \oplus x^i = 0$.

For example, the polynomial x^5+x^2+1 , which needs only one XOR in the traditional topology, can be implemented again with only one XOR whose inputs are the binomials $(x^2 + x)$ and (x + 1) available at the outputs of the CPL-XOR/XNOR.

To derive the number of XOR gates required in the feedback network by using the proposed strategy, let us consider the ordered *m*-elements array, a_i , of the taps exponent (for example, for the polynomial $x^{10} + x^4 + x^3 + x + 1$ the array elements are $a_1 = 1$, $a_2 = 3$, $a_3 = 4$ and $a_4 = 10$). Then, the number of the XOR required in the feedback network is given by

$$n'_{t} = a_{1} - 1 + \sum_{i=1}^{\frac{m}{2}-1} (a_{2i+1} - a_{2i})$$
(6)

Note that in (6) a_1 is the lowest exponent of the polynomial characteristic, and terms in the sum are couple of close taps exponents, without the highest one.

By inspection of relationship (6), it is apparent that the minimum number of XOR is required when the characteristic polynomial contains the term x, and all the couple of taps are also adjacent.

Table 1 summarizes the number of XOR gates necessary to implement the feedback circuit of some characteristic polynomials both in the traditional topology, n_t (i.e., number of the inner taps), and by adopting the proposed strategy, n'_t evaluated through relationship (6).

If we now focus on Table 1, it is apparent that the proposed strategy does not always need a lower number of XOR gates. Thus, to achieve a further reduction on the number of XOR gates, we can efficiently use together the outputs of the CPL-XOR/XNOR sections (i.e., the terms $x^{i+1} \oplus x^i$), and the terms x^i at the outputs of the FFs.

Thus, a further reduction on the number of XOR gates in the feedback path is achieved, since it results equal to

$$n_t'' = n_t - m_c \tag{7}$$

where m_c is the number of adjacent taps couples, but considering each tap in only one couple. For example, in the

 TABLE 1. Number of XORs in the linear feedback path of some LFSRs.

Polynomial characteristic	n_t	n_t'	n_t''	$n_t^{\prime\prime} - n_t$
$x^5 + x^2 + 1^{(1)}$	1	1	1	0
$x^5 + x^3 + x^2 + x + 1$	3	1	1	-2
$x^7 + x^3 + 1^{(2)}$	1	2	1	0
$x^7 + x^3 + x^2 + x + 1$	3	1	1	-2
$x^7 + x^5 + x^4 + x^3 + x^2 + x + 1$	5	2	2	-3
$x^{10} + x^3 + 1$	1	2	1	0
$x^{10} + x^4 + x^3 + x + 1$	3	1	1	-2
$x^{10} + x^6 + x^5 + x^3 + x^2 + x + 1$	5	2	2	-3
$x^{10} + x^7 + x^6 + x^5 + x^4 + x^3 + x^2 + x + 1$	7	3	3	-4
$x^{16} + x^5 + x^3 + x^2 + 1$	3	3	2	-1
$x^{16} + x^5 + x^4 + x^3 + x^2 + x + 1$	5	2	2	-1
$x^{16} + x^8 + x^7 + x^5 + x^4 + x^3 + x^2 + x + 1$	7	3	3	-4
$x^{16} + x^{15} + x^{11} + x^9 + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1^{(3)}$	9	9	6	-3

(1) Used in CRC-5-USB token packets

⁽²⁾ Used in CRC-7 Telecom systems, ITU-T G.707, ITU-T G.832, SD/MMC
 ⁽³⁾ Used in CRC-16-T10-DIF SCSI DIF

polynomial $x^{10} + x^4 + x^3 + x + 1$ the couples of adjacent taps, m_c , are 2, that is, the couples $(x^4 + x^3)$ and (x + 1).

Note that now, unlike for relationship (6), the term x^0 is also included to find the adjacent couples.

By inspection of Table 1, where also the number of XOR gates required by adopting this strategy, n_t'' , is reported, it is apparent that now the number of XOR gates in the feedback path is always lower (or equal) than n_t thus providing an overall power reduction on the feedback network contribution.

Finally, it has to be remarked that, in the feedback network, where XOR gates have to drive FFs instead of TGs, it is not convenient to implement XOR gates with the CPL topology. Indeed, the highest output voltage value of CPL is equal to $V_{DD} - V_{tn}$ (i.e., a weak logical '1').

This value may not be sufficiently high to switch off the PMOS transistors at the input of the FFs, and a static power consumption contribution may arise.

Thus, unless additional transistors to provide level restoring are included, CPL-XOR/XNOR gates in feedback network result inefficient with respect to the traditional CMOS implementation [27].

IV. DESIGN EXAMPLES AND SIMULATION RESULTS

We have compared the power consumption among the LFSRs designed with the proposed gated clock approach, with the traditional implementation and with the solution given in [22]. We remark that the proposed approach allows to reduce power consumption without severely affecting the critical path of the circuit and thus without limiting the speed of the serial LFSR, which exhibits the lowest critical path delay among all the LFSR architectures. Recently parallel approaches [13], [14], [15], have been proposed, specifically



FIGURE 5. Simplified schematic of the used D-type flip-flop.



FIGURE 6. Simplified schematic of the speed-optimized XOR gate included in the STM standard-cell library.

targeted for BCH and CRC encoders, but due to the very different architecture, a comparison between the LFSR presented in this paper and these parallel approaches is not fair, therefore we do not include parallel approaches in the comparison.

Specifically, using a commercial 28-nm CMOS FD-SOI technology process in the Cadence simulation environment, we have run several transistor level simulations on the topologies having the characteristic polynomials in Table 1. For the digital blocks, we used the master-slave positive edge triggered D-type Flip-Flop depicted in Fig. 5 and the two-input speed-optimized XOR gate in Fig. 6, both included in a standard threshold voltage, low-power option standard cells library. In addition, for the circuits reported in [26] and in Fig. 4, we used the thin oxide N-type and P-type MOSFETs with low threshold voltage and minimum channel length of 28-nm, included in the same design kit. All circuits have been clocked at 300 MHz and powered at 1 V.

The simulation results of the LFSRs designed with the different approaches are summarized in Table 2. By comparing

TABLE 2.	Power	consumpti	on (Ex	pressed	in	μ W)	of t	he	simul	lated	LFSR	S.
----------	-------	-----------	--------	---------	----	-------------	------	----	-------	-------	------	----

Polynomial characteristic	Conventional			Gated Clock [2	Proposed approach			
	Ec	ı. (2)		Eq. (4)	Eq. (5)			
	nP_{FF}	$n_t \alpha P_{XOR}$	$n\alpha P'_{FF}$	$n_t \alpha P_{XOR}$	naP _{xornand}	$n\alpha P_{FF}^{\prime\prime}$	$n_t'' \alpha P_{XOR}$	
$x^5 + x + 1$	7.93	0.21	5.98	0.24	0.93	6.39	0.27	
	Pconv=8.14		$P_{GC[22]}=7.15 (-12.2\%)$			$P_{CPL_{TG_{imp}}}=6.65 (-18.3\%)$		
$x^5 + x^3 + x^2 + x + 1$	8.11	0.798	6.17	0.84	0.95	6.34	0.36	
	P _{Conv} =8.91		P	GC[22]=7.97 (-10	$P_{CPL_TG_{imp}}=6.70 (-24.9\%)$			
$x^7 + x^3 + 1$	11.08	0.78	8.22	0.23	1.28	8.73	0.26	
	P _{Conv} =11.99		$P_{GC[22]}=10.48 (-12.6\%)$			P _{CPL} TG imp=9.10 (-24.2%)		
$x^7 + x^3 + x^2 + x + 1$	11.20	0.361	8.38	0.82	1.28	8.74	0.35	
	P _{Conv} =11.56		$P_{GC[22]}=10.48 (-9.4\%)$			P _{CPL TG imp} =9.10 (-20.5%)		
$x^7 + x^5 + x^4 + x^3 + x^2 + x + 1$	11.51	1.64	8.56	1.68	1.28	8.80	0.70	
	P _{Conv} =13.14		$P_{GC(22)}=11.53 (-12.3\%)$			P _{CPL TG imp} =9.50 (-27.8%)		
$x^{10} + x^3 + 1$	15.78	0.201	11.69	0.23	1.84	12.51	0.26	
	P _{Conv} =15.98		P _{GC[22]} =13.77 (-13.9%)			$P_{CPL_TG_{imp}}=12.77 (-20.2\%)$		
$x^{10} + x^4 + x^3 + x + 1$	15.94	0.77	11.86	0.81	1.81	12.39	0.35	
	P _{Conv} =16.71		$P_{GC(22)}=14.49$ (-13.4%)			P _{CPL_TG_imp} =12.75 (-23.8%)		
$x^{10} + x^6 + x^5 + x^3 + x^2 + x + 1$	16.10	1.63	12.02	1.66	1.84	12.47	0.70	
	Pconv=17.73		$P_{GC/22}=15.53 (-12.5\%)$			P _{CPL_TG_imp} =13.18 (-25.8%)		
$x^{10} + x^7 + x^6 + x^5 + x^4 + x^3 +$	16.59	2.84	12.92	2.90	1.79	13.29	0.99	
$x^2 + x + 1$	Pcom	<i>=19.43</i>	F	PGC/22/=17.62 (-9	$P_{CPL_{TG_{imp}}}=14.28 (-26.5\%)$			
$x^{16} + x^5 + x^3 + x^2 + 1$	25.55	0.78	18.58	0.81	2.96	19.64	0.70	
	P _{Conv} =26.33		$P_{GC[22]}=22.35(-15.2\%)$			$P_{CPL_{TG_{imp}}}=20.35 (-22.8\%)$		
$x^{16} + x^5 + x^4 + x^3 + x^2 + x + 1$	25.76	1.65	18.79	1.60	2.97	19.68	0.69	
	Pconv=27.41		$P_{GC[22]}=23.36(-14.8\%)$			P _{CPL TG imp} =20.38 (-25.7%)		
$x^{16} + x^8 + x^7 + x^5 + x^4 + x^3 +$	26.61	2.82	20.48	2.84	2.97	19.66	1.02	
$x^2 + x + 1$	Pconv	=29.43	$P_{GC[22]}=26.29(-10.7\%)$			$P_{CPL_TG_{imp}}=20.69(-29.7\%)$		
$x^{16} + x^{15} + x^{11} + x^9 + x^8 + x^7 +$	27.03	4.39	20.69	4.78	2.97	19.73	2.0916	
$x^5 + x^4 + x^2 + x + 1$	PConv	,=31.42	$P_{GC[22]}=28.45 (-9.5\%)$			P _{CPL_TG_imp} =21.83 (-30.6%)		

TABLE 3. Area and critical path delay of the 16 bit simulated LFSRs.

Polynomial characteristic	Conventio	onal LFSR	Gated Clock [22]		Proposed approach	
	Area (μm^2)	Delay (ns)	Area (μm^2)	Delay (ns)	Area (μm^2)	Delay (ns)
$x^{16} + x^5 + x^3 + x^2 + 1$	47.64	0.133	66.77	0.133	56.68	0.133
$x^{16} + x^5 + x^4 + x^3 + x^2 + x + 1$	49.28	0.154	68.41	0.154	55.93	0.154
$x^{16} + x^8 + x^7 + x^5 + x^4 + x^3 + x^2 + x + 1$	50.91	0.154	70.04	0.154	56.36	0.154
$x^{16} + x^{15} + x^{11} + x^9 + x^8 + x^7 + x^5 + x^4 +$	52.55	0.182	71.68	0.182	59.20	0.182
$x^2 + x + 1$						

the approach proposed in [22] with respect to the traditional implementation, we note that the power consumption of the FFs is reduced by nearly 25% after applying the clock gated design, but the overall power reduction is only lower than 8% since extra gates are introduced to implement the gated circuit. In other words, the XORNAND gates contribute with 12-18% of the overall power consumption with an inverse dependence on the number of the taps.

On the other hand, as expected, the proposed solution, as reported in Table 2 and plotted in Fig. 7, allows a significant power saving, which is typically higher than 20% and often (especially for higher order polynomials) reaching values around 30%.

Finally, it is worth noting that, unlike the strategy in [22], the overall power saving of the proposed gating approach is proportional to the number of taps. Indeed, by increasing the number of taps, although the capacitive effects of the feedback network also increase, there is, according to (7),

an increased probability to find couples of adjacent taps that reduce the number of the XOR gates.

For area and delay estimation purposes, we have coded in VHDL and synthesized by using the Cadence GenusTM tool the 16 bits LFSRs reported in Table 2, considering both the conventional and the gated clock implementation in [22]. To estimate area and delay of the LFSRs exploiting the approach proposed in this paper, we have implemented also the full custom layout of the power-aware XORAND circuit in Fig. 4. The area of the LFSRs has then been estimated by summing the area of the standard cells and the area of the power-aware XORAND exploited in the different 16 bits LFSRs implementations.

Table 3 summarizes the area and critical path delays of the 16 bits LFSRs reported in Table 2, confirming how the proposed approach does not affect the critical path delay, which is, in all cases, set by the feedback path. The area estimations suggest also that the proposed approach results



FIGURE 7. Power reduction of the proposed LFSR (x) and solution given in [22] (+) with respect to the traditional implementation.

not only in a significant power consumption saving, but also in a slight area reduction with respect to the approach in [22].

V. CONCLUSION

An efficient solution to reduce the power consumption of the popular linear feedback shift register has been presented and discussed in detail. The approach uses in some parts CPL design style and benefits from using the gated clock also to implement the feedback network, thus allowing to reduce the number of XOR gates. The proposed design approach has been validated by simulations in a 28 nm CMOS technology and, compared to traditional implementation, has been shown to lead to a power reduction up to 30%, without increasing area and critical path delay.

REFERENCES

- C. P. de Souza, F. M. de Assis, and R. C. S. Freire, "A new architecture of test response analyzer based on the Berlekamp–Massey algorithm for BIST," *IEEE Trans. Instrum. Meas.*, vol. 59, no. 12, pp. 3168–3173, Dec. 2010.
- [2] R. Oommen, M. K. George, and S. Joseph, "Study and analysis of various LFSR architectures," in *Proc. Int. Conf. Circuits Syst. Digit. Enterprise Technol. (ICCSDET)*, Dec. 2018, pp. 1–6.
- [3] M. Mohan and S. S. Pillai, "Review on LFSR for low power BIST," in Proc. 3rd Int. Conf. Comput. Methodologies Commun. (ICCMC), Mar. 2019, pp. 873–876.
- [4] K.-J. Lee, Z.-Y. Lu, and S.-C. Yeh, "A secure JTAG wrapper for SoC testing and debugging," *IEEE Access*, vol. 10, pp. 37603–37612, 2022.
- [5] S. V. Murugan and B. Sathiyabhama, "Retraction note to: Bit-swapping linear feedback shift register (LFSR) for power reduction using precharged XOR with multiplexer technique in built in self-test," J. Ambient Intell. Hum. Comput., pp. 6367–6373, Jul. 2021.
- [6] D. Rupprecht, K. Kohls, T. Holz, and C. Popper, "Breaking LTE on layer two," in *Proc. IEEE Symp. Secur. Privacy (SP)*, May 2019, pp. 1121–1136.
- [7] C. Manifavas, G. Hatzivasilis, K. Fysarakis, and Y. Papaefstathiou, "A survey of lightweight stream ciphers for embedded systems," *Secur. Commun. Netw.*, vol. 9, no. 10, pp. 1226–1246, Jul. 2016.
- [8] S. Nandi, S. Krishnaswamy, B. Zolfaghari, and P. Mitra, "Key-dependent feedback configuration matrix of primitive σ–LFSR and resistance to some known plaintext attacks," *IEEE Access*, vol. 10, pp. 44840–44854, 2022.
- [9] J. Choi and N. Y. Yu, "Secure image encryption based on compressed sensing and scrambling for internet-of-multimedia things," *IEEE Access*, vol. 10, pp. 10706–10718, 2022.
- [10] F. M. Mwaniki and H. J. Vermeulen, "Characterization and application of a pseudorandom impulse sequence for parameter estimation applications," *IEEE Trans. Instrum. Meas.*, vol. 69, no. 6, pp. 3917–3927, Jun. 2020.

- [11] F. Zanier, G. Bacci, and M. Luise, "Criteria to improve time-delay estimation of spread spectrum signals in satellite positioning," *IEEE J. Sel. Topics Signal Process.*, vol. 3, no. 5, pp. 748–763, Oct. 2009.
- [12] Y. Kim, J. Kim, J. Song, and D. Yoon, "Blind estimation of selfsynchronous scrambler using orthogonal complement space in DSSS systems," *IEEE Access*, vol. 10, pp. 66522–66528, 2022.
- [13] G. Hu, J. Sha, and Z. Wang, "High-speed parallel LFSR architectures based on improved state-space transformations," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 3, pp. 1159–1163, Mar. 2017.
- [14] X. Zhang, "A low-power parallel architecture for linear feedback shift registers," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 3, pp. 412–416, Mar. 2019.
- [15] X. Zhang and Z. Xie, "Efficient architectures for generalized integrated interleaved decoder," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 10, pp. 4018–4031, Oct. 2019.
- [16] S. Hou, Y. Guo, and S. Li, "A lightweight LFSR-based strong physical unclonable function design on FPGA," *IEEE Access*, vol. 7, pp. 64778–64787, 2019.
- [17] S. Baek, G.-H. Yu, J. Kim, C. T. Ngo, J. K. Eshraghian, and J.-P. Hong, "A reconfigurable SRAM based CMOS PUF with challenge to response pairs," *IEEE Access*, vol. 9, pp. 79947–79960, 2021.
- [18] M. Goresky and A. M. Klapper, "Fibonacci and Galois representations of feedback-with-carry shift registers," *IEEE Trans. Inf. Theory*, vol. 48, no. 11, pp. 2826–2836, Nov. 2002.
- [19] M. E. Hamid and C. H. Chen, "A note to low-power linear feedback shift registers," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 45, no. 9, pp. 1304–1307, Sep. 1998.
- [20] R. S. Katti, X. Ruan, and H. Khattri, "Multiple-output low-power linear feedback shift register design," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 7, pp. 1487–1495, Jul. 2006.
- [21] D. S. Mehta, V. Mishra, Y. K. Verma, and S. K. Gupta, "A hardware minimized gated clock multiple output low power linear feedback shift register," in *Advances in VLSI, Communication, and Signal Processing.* Singapore: Springer, 2020, pp. 367–376.
- [22] W. Aloisi and R. Mita, "Gated-clock design of linear-feedback shift registers," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 6, pp. 546–550, Jun. 2008.
- [23] R. David, Random Testing of Digital Circuits. Theory and Application. New York, NY, USA: Marcel Dekker, 1998.
- [24] L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 8, no. 3, pp. 299–316, Jun. 2000.
- [25] G. Palumbo, F. Pappalardo, and S. Sannella, "Evaluation on power reduction applying gated clock approach," in *Proc. ISCAS*, May 2002, pp. IV85–IV88.
- [26] J. M. Rabay and M. Pedram, Low Power Design Methodologies. Boston, MA, USA: Kluwer, 1997.
- [27] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.



GIANLUCA GIUSTOLISI (Senior Member, IEEE) was born in Catania, Italy, in 1971. He received the Laurea degree (*summa cum laude*) in electronic engineering and the Ph.D. degree in electrical engineering from the University of Catania, in 1995 and 1999, respectively.

Since 2003, he has been teaching courses on electronic devices and analog electronics in undergraduate and postgraduate degrees. Currently, he is an Associate Professor at the Dipartimento di

Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania. He is the author of more than 100 scientific papers in refereed international journals and conferences. He is also the author of the Italian course-book *Introduzioneai Dispositivi Elettronici* (Franco Angeli). His research interests include analog circuits with particular emphasis on feedback circuits, compensation techniques, voltage regulators, bandgap voltage references, low-voltage circuits, and device modeling.

ROSARIO MITA (Member, IEEE) received the Laurea degree in electronic engineering and the Ph.D. degree in electrical engineering from the University of Catania, Catania, Italy, in 1998 and 2002, respectively.

He has been an Aggregate Professor with the Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, University of Catania, where he taught the electronic's course with the Faculty of Engineering. His research interests include low-voltage CMOS circuits and frequency-compensation techniques of multistage amplifiers, modeling and design of CMOS high-performance digital circuits, low-power digital circuits and systems for pseudorandom bit generation, and the behavioral description of common digital and analog blocks.



GAETANO PALUMBO (Fellow, IEEE) received the Laurea degree in electrical engineering and the Ph.D. degree from the University of Catania, in 1988 and 1993, respectively.

In 1994, he joined the University of Catania, where he is currently a Full Professor. He is the author of more than 400 scientific papers on refereed international journals (more than 170) and conferences. Moreover, he is the coauthor of several patents, four books by *Kluwer Academic Pub*-

lishers, (Springer, 1999, 2001, 2005, and 2014, respectively), and a textbook on *Electronic Devices* (2005). His primary research interests include analog and digital circuits.

Dr. Palumbo served as a member of the Board of Governors of the IEEE CAS Society (2011–2013). In 2015, he was a Panelist of the Group of Evaluation Expert (GEV) in the scientific area nine industrial and information engineering of the ANVUR for the Evaluation of Italian Research Quality (2011–2014). He received the Darlington Award, in 2003. He served as an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I:

REGULAR PAPERS, in 1999 and 2001, in 2004 and 2005, and in 2008 and 2011, and of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, in 2006 and 2007. In 2005, he was one of the 12 panelists in the scientific area nine industrial and information engineering of the Committee for Evaluation of Italian Research (CIVR), aimed to evaluate the Italian research in the above area (2001–2003).



GIUSEPPE SCOTTI (Senior Member, IEEE) was born in Cagliari, Italy, in 1975. He received the M.S. and Ph.D. degrees in electronic engineering from the University of Rome "La Sapienza," Rome, Italy, in 1999 and 2003, respectively. In 2010, he became a Researcher (an Assistant Professor) at the DIET Department, University of Rome "La Sapienza" and in 2015, he was appointed as an Associate Professor with the DIET Department. He teaches undergraduate and gradu-

ate courses on basic electronics and microelectronics. His research interests include integrated circuits design and focused on design methodologies able to guarantee robustness with respect to parameter variations in both analog circuits and digital VLSI circuits. In the context of analog design his research activity was concerned with circuit topologies for the realization of low-voltage analog building blocks using ultra-short channel CMOS technology, whereas in the context of cryptographic hardware his focus has been on novel PAAs methodologies and countermeasures. He has been also involved in research and development activities held in collaboration between "La Sapienza" University and some industrial partners, which led, between 2000 and 2015, to the implementation of 13 ASICs. He has coauthored more than 70 publications in international journals, about 70 contributions in conference proceedings. He is the co-inventor of two international patents.

...