A CMOS low-voltage output stage based on a push-pull topology is proposed. It is driven by a differential signal and its symmetric topology provides excellent intrinsic linearity. It can work with a power supply as low as 1 V and when loaded with a 500-Ω resistor it exhibits negligible even harmonic components whilst odd components are maintained well below -20 dB up to 900 mVpp of the output signal. Moreover, the output stage includes a simple current control which accurately sets the bias condition.
A 1-V CMOS Output Stage with High Linearity
ALOISI, WALTER;GIUSTOLISI, Gianluca;PALUMBO, Gaetano
2003-01-01
Abstract
A CMOS low-voltage output stage based on a push-pull topology is proposed. It is driven by a differential signal and its symmetric topology provides excellent intrinsic linearity. It can work with a power supply as low as 1 V and when loaded with a 500-Ω resistor it exhibits negligible even harmonic components whilst odd components are maintained well below -20 dB up to 900 mVpp of the output signal. Moreover, the output stage includes a simple current control which accurately sets the bias condition.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
C025 - A 1-V CMOS output stage with high linearity.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Dimensione
289.13 kB
Formato
Adobe PDF
|
289.13 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.