A Novel Very Low Voltage Topology to implement MCML XOR Gates