In this communication we propose an approach for the design of CMOS amplifiers with settling-time constraints. The design approach ensures that the settling time constraint is satisfied under any statistical fluctuation of process or design parameters. The approach is validated through the design example of a three-stage CMOS amplifier.
Design of CMOS OTAs with Settling-Time Constraints
Giustolisi, Gianluca;Palumbo, Gaetano
2019-01-01
Abstract
In this communication we propose an approach for the design of CMOS amplifiers with settling-time constraints. The design approach ensures that the settling time constraint is satisfied under any statistical fluctuation of process or design parameters. The approach is validated through the design example of a three-stage CMOS amplifier.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
C054 - Design of CMOS OTAs with Settling-Time Constraints.pdf
non disponibili
Descrizione: Articolo principale
Tipologia:
Versione Editoriale (PDF)
Dimensione
330.08 kB
Formato
Adobe PDF
|
330.08 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
