This paper introduces a Dickson voltage multiplier topology which includes a triple voltage booster to achieve better performance in terms of speed at the same maximum output voltage and silicon-occupied area. The proposed solution comes with an optimization design strategy that maximizes the advantages given by the applied clock boosting technique. The comparison with the conventional design demonstrates the effectiveness of the proposed solution. Such comparison is carried out by simulating the two topologies by using the 65-nm CMOS technology provided by STMicroelectronics.

Triple Clock Boosted Voltage Multiplier: A Design Strategy to Heavily Reduce Rise Time

Ballo A.
Primo
;
Grasso A. D.;Palumbo G.
2023-01-01

Abstract

This paper introduces a Dickson voltage multiplier topology which includes a triple voltage booster to achieve better performance in terms of speed at the same maximum output voltage and silicon-occupied area. The proposed solution comes with an optimization design strategy that maximizes the advantages given by the applied clock boosting technique. The comparison with the conventional design demonstrates the effectiveness of the proposed solution. Such comparison is carried out by simulating the two topologies by using the 65-nm CMOS technology provided by STMicroelectronics.
2023
979-8-3503-0024-6
File in questo prodotto:
File Dimensione Formato  
c65 Triple_Clock_Boosted_Voltage_Multiplier_A_Design_Strategy_to_Heavily_Reduce_Rise_Time.pdf

solo gestori archivio

Tipologia: Versione Editoriale (PDF)
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 506.07 kB
Formato Adobe PDF
506.07 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11769/571351
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact