A compensation technique for low-power high-capacitive-load three-stage operational transconductance amplifiers is presented in this paper. The compensation network is made of passive components only and, as an example, the proposed technique was used to design a three-stage amplifier in a standard CMOS 65-nm technology. The amplifier achieves a 2.64-MHz gain-bandwidth product when driving a 1-nF capacitance by consuming only 155 mu W from a 2.5-V supply. Simulation results are found in good agreement with theoretical analysis and show an improvement in both small-signal and large-signal amplifier performance over previously reported solutions.
Single-miller all-passive compensation network for three-stage OTAs
DI CATALDO, Giuseppe;GRASSO, ALFIO DARIO;PALUMBO, Gaetano;PENNISI, Salvatore
2015-01-01
Abstract
A compensation technique for low-power high-capacitive-load three-stage operational transconductance amplifiers is presented in this paper. The compensation network is made of passive components only and, as an example, the proposed technique was used to design a three-stage amplifier in a standard CMOS 65-nm technology. The amplifier achieves a 2.64-MHz gain-bandwidth product when driving a 1-nF capacitance by consuming only 155 mu W from a 2.5-V supply. Simulation results are found in good agreement with theoretical analysis and show an improvement in both small-signal and large-signal amplifier performance over previously reported solutions.File | Dimensione | Formato | |
---|---|---|---|
07300130-Single-miller all-passive compensation network.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Dimensione
534.11 kB
Formato
Adobe PDF
|
534.11 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.