Theoretical analysis of the resolution of a current-mode algorithmic analog-to-digital converter is presented in this paper. The non-ideal effects of current mirrors due to process tolerances have been taken into account. To support the analysis, a 4-bit ADC was realized in a 0.35-μm CMOS technology. Simulation results were found to be in excellent agreement with theoretical derivations.
Statistical analysis of the resolution in a current-mode ADC
GIUSTOLISI, Gianluca;PALUMBO, Gaetano;PENNISI, Salvatore
2002-01-01
Abstract
Theoretical analysis of the resolution of a current-mode algorithmic analog-to-digital converter is presented in this paper. The non-ideal effects of current mirrors due to process tolerances have been taken into account. To support the analysis, a 4-bit ADC was realized in a 0.35-μm CMOS technology. Simulation results were found to be in excellent agreement with theoretical derivations.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
C022 - Statistical Analysis of the Resolution in a Current-Mode ADC.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Dimensione
114.06 kB
Formato
Adobe PDF
|
114.06 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
