We introduce a NMOS low drop-out linear voltage regulator which exploits a dynamic biasing strategy to properly drive the NMOS output transistor. The circuit does not require external components and extensive simulations reveal the feasibility of the proposed approach.

NMOS Low Drop-Out Regulator with Dynamic Biasing

GIUSTOLISI, Gianluca;PALUMBO, Gaetano;
2006-01-01

Abstract

We introduce a NMOS low drop-out linear voltage regulator which exploits a dynamic biasing strategy to properly drive the NMOS output transistor. The circuit does not require external components and extensive simulations reveal the feasibility of the proposed approach.
2006
1-4244-0394-4
File in questo prodotto:
File Dimensione Formato  
C035 - NMOS Low Drop-Out Regulator with Dynamic Biasing.pdf

solo gestori archivio

Tipologia: Versione Editoriale (PDF)
Dimensione 338.37 kB
Formato Adobe PDF
338.37 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11769/84167
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 5
  • ???jsp.display-item.citation.isi??? 0
social impact