Efficiency modeling of wireless power transfer ASICs accounting for layout parasitics