In this paper we are going to analyze the settling-time in single-, two- and three-stage amplifiers with the intent of deriving approximate but useful design equations that include the effects of the zeros and of the slew-rate limitations. The analysis is mainly devoted to the definition of an approach for the design of three-stage CMOS operational transconductance amplifiers from settling-time specifications. A design example is carried out to validate the proposed approach.
Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior
Giustolisi G.
Primo
;Palumbo G.Ultimo
2021-01-01
Abstract
In this paper we are going to analyze the settling-time in single-, two- and three-stage amplifiers with the intent of deriving approximate but useful design equations that include the effects of the zeros and of the slew-rate limitations. The analysis is mainly devoted to the definition of an approach for the design of three-stage CMOS operational transconductance amplifiers from settling-time specifications. A design example is carried out to validate the proposed approach.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
R042 - Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior.pdf
accesso aperto
Tipologia:
Documento in Post-print
Dimensione
2.24 MB
Formato
Adobe PDF
|
2.24 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.