| Nome |
# |
|
Regulated Charge Pumps: A Comparative Study by Means of Verilog-AMS, file dfe4d22d-2361-bb0a-e053-d805fe0a78d9
|
928
|
|
A review of charge pump topologies for the power management of IoT nodes, file dfe4d229-d74a-bb0a-e053-d805fe0a78d9
|
610
|
|
Sub-Femto-Farad Resolution Electronic Interfaces for Integrated Capacitive Sensors: A Review, file dfe4d22d-8d32-bb0a-e053-d805fe0a78d9
|
164
|
|
High-Performance Three-Stage Single-Miller CMOS OTA with no Upper Limit of CL, file dfe4d228-a184-bb0a-e053-d805fe0a78d9
|
161
|
|
An Unconditionally Stable Three-Stage OTA, file 3de1517a-6f75-4abe-b974-44ee1de2cfc3
|
118
|
|
0.4-V, 81.3-nA Bulk-Driven Single-Stage CMOS OTA with Enhanced Transconductance, file 530c1930-332d-4140-a519-16cb9066b325
|
95
|
|
Dual push-pull high-speed rail-to-rail CMOS buffer amplifier for flat-panel displays, file dfe4d229-12e4-bb0a-e053-d805fe0a78d9
|
81
|
|
High-frequency low-current second-order bandpass active filter topology and its design in 28-nm FD-SOI CMOS, file dfe4d22d-6ec9-bb0a-e053-d805fe0a78d9
|
62
|
|
An automatic offset calibration method for differential charge-based capacitance measurement, file dfe4d22e-b844-bb0a-e053-d805fe0a78d9
|
41
|
|
Charge Pumps for Ultra-Low-Power Applications: Analysis, Design and New Solutions, file dfe4d22e-b678-bb0a-e053-d805fe0a78d9
|
21
|
|
The Pilot Photovoltaic/Thermal Plant at the University of Catania: description and preliminary characterization, file dfe4d22b-e36d-bb0a-e053-d805fe0a78d9
|
19
|
|
Micro-Scale Inductorless Maximum Power Point Tracking DC-DC Converter, file dfe4d227-e684-bb0a-e053-d805fe0a78d9
|
9
|
|
Two-Stage OTA with all Subthreshold MOSFETs and Optimum GBW to DC-Current Ratio, file dfe4d22e-d66e-bb0a-e053-d805fe0a78d9
|
9
|
|
A Survey of Ultra-Low-Power Amplifiers for Internet of Things Nodes, file 504651a4-8c51-4fec-871a-6428af9323ba
|
8
|
|
A Memory-Targeted Dynamic Reconfigurable Charge Pump to Achieve a Power Consumption Reduction in IoT Nodes, file dfe4d22e-923d-bb0a-e053-d805fe0a78d9
|
8
|
|
Signal Amplification by Means of a Dickson Charge Pump: Analysis and Experimental Validation, file 26563759-fe26-4a1d-abff-977744137ce7
|
7
|
|
Power efficiency improvement of a boost converter using a coupled inductor with a fuzzy logic controller: Application to a photovoltaic system, file dfe4d22e-525f-bb0a-e053-d805fe0a78d9
|
7
|
|
Single miller capacitor frequency compensation techniques: Theoretical comparison and critical review, file dfe4d22e-611b-bb0a-e053-d805fe0a78d9
|
7
|
|
A High Efficiency and High Power Density Active AC/DC Converter for Battery-Less US-Powered IMDs in a 28-nm CMOS Technology, file 7bb71d28-fd92-49bd-8dd6-5dfea415012e
|
6
|
|
A Bulk Current Regulation Technique for Dual-Branch Cross-Coupled Charge Pumps, file 8fd3f758-c6c3-46a9-97d4-b7307c0b6331
|
6
|
|
Description and performance analysis of a flexible photovoltaic/thermal (PV/T) solar system, file dfe4d229-03b4-bb0a-e053-d805fe0a78d9
|
6
|
|
Double-Differential Amplifier for sEMG Measurement by Means of a Current-Mode Approach, file dfe4d22e-ca8c-bb0a-e053-d805fe0a78d9
|
6
|
|
Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of CL, file 946ce88b-0f2b-4120-930b-b2f293736ca1
|
5
|
|
A subthreshold cross-coupled hybrid charge pump for 50-mV cold-start, file dfe4d22e-3cdc-bb0a-e053-d805fe0a78d9
|
5
|
|
A 28 nm Bulk CMOS Fully Digital BPSK Demodulator for US-Powered IMDs Downlink Communications, file dfe4d22e-c268-bb0a-e053-d805fe0a78d9
|
5
|
|
A High Efficiency and High Power Density Active AC/DC Converter for Battery-Less US-Powered IMDs in a 28-nm CMOS Technology, file 39de6bbf-8a19-4d14-8dfd-b77cede53471
|
4
|
|
Integrated airborne particle matter detector, file dfe4d22a-47fd-bb0a-e053-d805fe0a78d9
|
4
|
|
A review of power management integrated circuits for ultrasound-based energy harvesting in implantable medical devices, file dfe4d22e-7096-bb0a-e053-d805fe0a78d9
|
4
|
|
Frequency Compensation of Three-Stage OTAs to Achieve Very Wide Capacitive Load Range, file f8ed695f-5a81-464e-9d71-bb084a391f0c
|
4
|
|
Self-Biased Dual-Path Push-Pull Output Buffer Amplifier for LCD Column Drivers, file dfe4d227-4715-bb0a-e053-d805fe0a78d9
|
3
|
|
Remote Monitoring and Performance Analysis of Stand-Alone PV Systems: the Case Study of a PV-Powered Outdoor Refrigerator, file dfe4d227-b32b-bb0a-e053-d805fe0a78d9
|
3
|
|
A New Accurate Analytical Expression for the SiPM Transient Response to Single Photons, file dfe4d227-b38c-bb0a-e053-d805fe0a78d9
|
3
|
|
Design of cascaded ECL gates with power constraint, file dfe4d227-de8f-bb0a-e053-d805fe0a78d9
|
3
|
|
CMOS current-steering DAC architectures based on the triple-tail cell, file dfe4d227-e15d-bb0a-e053-d805fe0a78d9
|
3
|
|
A 6.3-ppm/°C, 100-nA Current Reference with Active Trimming in 28-nm Bulk CMOS Technology, file ebb555c4-f219-4bda-832a-448f2d769b5e
|
3
|
|
Active and passive rectification methods for US-powered IMDs: A comparison in a 28-nm bulk CMOS technology, file b591c703-fc69-48c2-a4c9-7012f76eea8d
|
2
|
|
Metodologia di progettazione di OTA a tre stadi di guadagno CMOS sottosoglia, file dfe4d227-6e02-bb0a-e053-d805fe0a78d9
|
2
|
|
A New Enhanced PSPICE Implementation of the Equivalent Circuit Model of SiPM Detectors, file dfe4d227-9a16-bb0a-e053-d805fe0a78d9
|
2
|
|
Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell, file dfe4d227-b16c-bb0a-e053-d805fe0a78d9
|
2
|
|
0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier, file dfe4d227-bdd3-bb0a-e053-d805fe0a78d9
|
2
|
|
Integrated Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes, file dfe4d227-d4c5-bb0a-e053-d805fe0a78d9
|
2
|
|
Global impedance attenuation network for multistage OTAs driving a broad range of load capacitor, file dfe4d22a-40e8-bb0a-e053-d805fe0a78d9
|
2
|
|
Switched-Capacitor Power Management Integrated Circuit for Autonomous Internet of Things Node, file dfe4d22a-7900-bb0a-e053-d805fe0a78d9
|
2
|
|
Active load with cross-coupled bulk for high-gain high-CMRR nanometer CMOS differential stages, file dfe4d22a-790b-bb0a-e053-d805fe0a78d9
|
2
|
|
A Charge Loss Aware Advanced Model of Dickson Voltage Multipliers, file 074adfce-f0a0-443e-9430-6eeaf0f6758d
|
1
|
|
300-mV Bulk-Driven Three-Stage OTA in 65-nm CMOS, file 076c3cf4-033c-4749-ab0e-fb9c8b04677a
|
1
|
|
Very-Low-Voltage Charge Pump Topologies for IoT Applications, file 18054880-4c83-4092-a27d-364603d33805
|
1
|
|
A novel Digital OTA topology with 66-dB DC Gain and 12.3-kHz Bandwidth, file 3154d787-2b8b-40e3-95e6-f40c88ee8571
|
1
|
|
A New Accurate Analytical Expression for the SiPM Transient Response to Single Photons, file 4a5f2580-da45-4a1a-9840-1bf58291746b
|
1
|
|
A Design Procedure for Sizing Comparators in Active Rectifiers using $g_{m}/I_{D}$ Technique, file 5c991c13-1c56-4a93-9100-d0cd99cc57be
|
1
|
|
Demystifying Regulating Active Rectifiers for Energy Harvesting Systems: A Tutorial Assisted by Verilog-A Models, file 861f7ffd-9de1-4d52-8e30-6010949d6aea
|
1
|
|
The Dickson Charge Pump as a Signal Amplifier, file 8b99ba5a-1bbd-47cb-94aa-ae1d4fc0162f
|
1
|
|
A 0.3-V 8.5-uA Bulk-Driven OTA in 65-nm CMOS Technology, file 8ccbf897-13b2-40eb-9918-83de540b515a
|
1
|
|
A novel Digital OTA topology with 66-dB DC Gain and 12.3-kHz Bandwidth, file b3af0f12-6d03-4c40-a799-2e1bda050dfb
|
1
|
|
Advances in Reversed Nested Miller Compensation, file dfe4d226-f97f-bb0a-e053-d805fe0a78d9
|
1
|
|
MPPT charge regulator for photovoltaic stand-alone dual battery systems, file dfe4d226-fa12-bb0a-e053-d805fe0a78d9
|
1
|
|
A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-um CMOS, file dfe4d226-fc06-bb0a-e053-d805fe0a78d9
|
1
|
|
Analytical Comparison of Frequency Compensation Techniques in Three-Stage Amplifiers, file dfe4d226-fc47-bb0a-e053-d805fe0a78d9
|
1
|
|
Remote monitoring system for stand-alone photovoltaic power plants: The case study of a PV-powered outdoor refrigerator, file dfe4d227-0260-bb0a-e053-d805fe0a78d9
|
1
|
|
Design procedures for three-stage CMOS OTAs with nested-Miller compensation, file dfe4d227-09dd-bb0a-e053-d805fe0a78d9
|
1
|
|
Optimized Active Single-Miller Capacitor Compensation with Inner Feedforward for Very High-Load Three-Stage OTAs, file dfe4d227-1623-bb0a-e053-d805fe0a78d9
|
1
|
|
Design considerations about a Photovoltaic Power System to Supply a Mobile Robot, file dfe4d227-5db2-bb0a-e053-d805fe0a78d9
|
1
|
|
Reversed Double Pole-Zero Cancellation Frequency Compensation Technique for Three-Stage Amplifiers, file dfe4d227-9e1a-bb0a-e053-d805fe0a78d9
|
1
|
|
A 0.003-mm2 50-mW Three-Stage Amplifier Driving 10-nF with 2.7-MHz GBW, file dfe4d227-a350-bb0a-e053-d805fe0a78d9
|
1
|
|
195-nW 120-dB Subthreshold CMOS OTA Driving up to 200 pF and Occupying only 4.4·10-3 mm2, file dfe4d227-a401-bb0a-e053-d805fe0a78d9
|
1
|
|
Enhanced Analytical Model and Output Dynamic Response of SiPM-Based Electronic Read-Outs, file dfe4d227-a7eb-bb0a-e053-d805fe0a78d9
|
1
|
|
Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme, file dfe4d227-d467-bb0a-e053-d805fe0a78d9
|
1
|
|
Monitoring of Solar Cogenerative PVT Power Plants: Overview and a Practical Example, file dfe4d227-d474-bb0a-e053-d805fe0a78d9
|
1
|
|
High-Drive and Linear CMOS Class-AB Pseudo-Differential Amplifier, file dfe4d227-d50e-bb0a-e053-d805fe0a78d9
|
1
|
|
Two CMOS current feedback operational amplifiers, file dfe4d227-d54a-bb0a-e053-d805fe0a78d9
|
1
|
|
Monolithic Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes, file dfe4d227-d76f-bb0a-e053-d805fe0a78d9
|
1
|
|
0.9-V Class-AB Miller OTA in 0.35-um CMOS with Threshold-Lowered non-Tailed Differential Pair, file dfe4d227-dbf6-bb0a-e053-d805fe0a78d9
|
1
|
|
Design Methodology of Subthreshold Three-Stage CMOS OTAs Suitable for Ultra-Low-Power Low-Area and High Driving Capability, file dfe4d227-dcda-bb0a-e053-d805fe0a78d9
|
1
|
|
High-Performance Four-Stage CMOS OTA Suitable for Large Capacitive Loads, file dfe4d227-dd4e-bb0a-e053-d805fe0a78d9
|
1
|
|
Comparison of the Frequency Compensation Techniques for CMOS Two-Stage Miller OTAs, file dfe4d227-dd97-bb0a-e053-d805fe0a78d9
|
1
|
|
Single Miller capacitor frequency compensation with nulling resistor for three-stage amplifiers, file dfe4d227-dd9c-bb0a-e053-d805fe0a78d9
|
1
|
|
Symbolic factorization methodology for multistage amplifier transfer functions, file dfe4d227-ddef-bb0a-e053-d805fe0a78d9
|
1
|
|
Optimised design of ECL gates with power constraint, file dfe4d227-de8e-bb0a-e053-d805fe0a78d9
|
1
|
|
CMOS High-CMRR Current Output Stages, file dfe4d227-de91-bb0a-e053-d805fe0a78d9
|
1
|
|
Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor, file dfe4d227-e097-bb0a-e053-d805fe0a78d9
|
1
|
|
The noise performance of Miller CMOS operational amplifiers with current-buffer frequency compensation, file dfe4d227-e302-bb0a-e053-d805fe0a78d9
|
1
|
|
CMOS Non-tailed differential pair, file dfe4d227-e380-bb0a-e053-d805fe0a78d9
|
1
|
|
Improved single-Miller passive compensation network for three-stage CMOS OTAs, file dfe4d227-e3c0-bb0a-e053-d805fe0a78d9
|
1
|
|
Novel straightforward and effective extraction methodology for SiPM model parameters, file dfe4d228-a183-bb0a-e053-d805fe0a78d9
|
1
|
|
A toolbox for the symbolic analysis and simulation of linear analog circuits, file dfe4d228-a2fc-bb0a-e053-d805fe0a78d9
|
1
|
|
Area-optimized sub-fF offset trimming circuit for capacitive MEMS interfaces, file dfe4d228-a2ff-bb0a-e053-d805fe0a78d9
|
1
|
|
Ultra-Low Power Amplifiers for IoT Nodes, file dfe4d229-995a-bb0a-e053-d805fe0a78d9
|
1
|
|
A Clock Boosted Charge Pump with Reduced Rise Time, file dfe4d229-995c-bb0a-e053-d805fe0a78d9
|
1
|
|
Three-stage single-miller CMOS OTA driving 10 nF with 1.46-MHz GBW, file dfe4d229-9bae-bb0a-e053-d805fe0a78d9
|
1
|
|
Autonomous Energy-Efficient Wireless Sensor Network Platform for Home/Office Automation, file dfe4d229-9ed6-bb0a-e053-d805fe0a78d9
|
1
|
|
Optimized Charge Pump with Clock Booster for Reduced Rise Time or Silicon Area, file dfe4d229-e911-bb0a-e053-d805fe0a78d9
|
1
|
|
Linear distribution of capacitance in Dickson charge pumps to reduce rise time, file dfe4d22a-40ea-bb0a-e053-d805fe0a78d9
|
1
|
|
A simple and effective design strategy to increase power conversion efficiency of linear charge pumps, file dfe4d22a-4225-bb0a-e053-d805fe0a78d9
|
1
|
|
CMOS differential stage with improved DC Gain, CMRR and PSRR performance, file dfe4d22a-47ff-bb0a-e053-d805fe0a78d9
|
1
|
|
Single-miller all-passive compensation network for three-stage OTAs, file dfe4d22d-0883-bb0a-e053-d805fe0a78d9
|
1
|
|
Current-mode body-biased switch to increase performance of linear charge pumps, file dfe4d22d-235f-bb0a-e053-d805fe0a78d9
|
1
|
|
A high-performance charge pump topology for very-low-voltage applications, file dfe4d22d-380e-bb0a-e053-d805fe0a78d9
|
1
|
|
A Compact Temperature Sensor with a Resolution FoM of 1.82 pJ·K2, file dfe4d22d-7d36-bb0a-e053-d805fe0a78d9
|
1
|
|
A General Behavioral Model of Charge Pump DC-DC converters, file dfe4d22d-7d38-bb0a-e053-d805fe0a78d9
|
1
|
|
Sub-fF Resolution Capacitive Amplifier for Particulate Matter Airborne Detection, file dfe4d22d-98ee-bb0a-e053-d805fe0a78d9
|
1
|
| Totale |
2.502 |