A low-voltage low drop-out (LDO) voltage regulator is proposed. It is based on an NMOS output stage and exploits dynamic biasing for obtaining low-voltage (1.2 V) and low drop-out (200 mV) features. It does not require any external compensation capacitor and is able to deliver 50 mA with capacitive loads up to 10 nF. The circuit topology is discussed and experimental results are given.

Dynamic-biased capacitor-free NMOS LDO voltage regulator

GIUSTOLISI, Gianluca;PALUMBO, Gaetano
2009

Abstract

A low-voltage low drop-out (LDO) voltage regulator is proposed. It is based on an NMOS output stage and exploits dynamic biasing for obtaining low-voltage (1.2 V) and low drop-out (200 mV) features. It does not require any external compensation capacitor and is able to deliver 50 mA with capacitive loads up to 10 nF. The circuit topology is discussed and experimental results are given.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/20.500.11769/10231
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 17
  • ???jsp.display-item.citation.isi??? 11
social impact