A CMOS low-voltage output stage based on a push-pull topology is proposed. It is driven by a differential signal and its symmetric topology provides excellent intrinsic linearity. It can work with a power supply as low as 1 V and when loaded with a 500 Omega resistor it exhibits negligible even harmonic components whilst odd components are maintained well below -20 dB up to 900 mV(pp) of the output signal. Moreover, the output stage includes a simple current control which accurately sets the bias condition.

1V CMOS output stage with excellent linearity

GIUSTOLISI, Gianluca;PALUMBO, Gaetano
2002

Abstract

A CMOS low-voltage output stage based on a push-pull topology is proposed. It is driven by a differential signal and its symmetric topology provides excellent intrinsic linearity. It can work with a power supply as low as 1 V and when loaded with a 500 Omega resistor it exhibits negligible even harmonic components whilst odd components are maintained well below -20 dB up to 900 mV(pp) of the output signal. Moreover, the output stage includes a simple current control which accurately sets the bias condition.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/20.500.11769/10237
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 12
  • ???jsp.display-item.citation.isi??? 9
social impact