Mixed Full Adder topologies for high-performance low-power arithmetic circuits