Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies