In this paper an improved Dickson charge pump topology exploiting a clock boosting is presented. An accurate while simple theoretical model for the dynamic behavior of the charge pump is carried out. Analytical comparison with the traditional Dickson charge pump reveals that the proposed solution can achieve a rise time or area reduction between 10% and 60% at the cost of a slight circuit complexity. Finally, simulation results using a 65-nm CMOS technology show the accuracy of the analytical model as well as the advantages of the proposed solution.

Optimized Charge Pump with Clock Booster for Reduced Rise Time or Silicon Area

A. Ballo
Primo
;
A. D. Grasso
;
G. Giustolisi;G. Palumbo
2019-01-01

Abstract

In this paper an improved Dickson charge pump topology exploiting a clock boosting is presented. An accurate while simple theoretical model for the dynamic behavior of the charge pump is carried out. Analytical comparison with the traditional Dickson charge pump reveals that the proposed solution can achieve a rise time or area reduction between 10% and 60% at the cost of a slight circuit complexity. Finally, simulation results using a 65-nm CMOS technology show the accuracy of the analytical model as well as the advantages of the proposed solution.
Clock booster, DC-DC converter, Dickson charge pump, SC converter
File in questo prodotto:
File Dimensione Formato  
R039 - Optimized Charge Pump with Clock Booster for Reduced Rise Time or Silicon Area.pdf

non disponibili

Descrizione: Articolo principale
Tipologia: Versione Editoriale (PDF)
Dimensione 884.09 kB
Formato Adobe PDF
884.09 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11769/362511
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 25
  • ???jsp.display-item.citation.isi??? 23
social impact