This brief presents a variable-gain amplifier (VGA) for automotive radar applications integrated in a 28-nm fully depleted (FD) silicon-on-insulator (SOI) CMOS technology. The amplifier operates at a power supply as low as 1 V and guarantees 30-dB linear-in-dB gain variation with a 3-dB step. The back-gate of the MOS transistors has been exploited to implement a back-gate control-based offset cancelation loop, thus avoiding the use of inter-stage coupling capacitors that introduce frequency limitations due to parasitic capacitances. The VGA exhibits a bandwidth from 100 kHz to 20 MHz, which is compliant with typical frequency-modulated continuous wave (FMCW) radars. It also guarantees a 1-dB compression point (P-1dB) better than -36 dBm and an input-referred noise (IRN) of 12.5 nV/root Hz and 7 nV/root Hz at 1 MHz and 10 MHz, respectively, with a power consumption as low as 1.7 mW.
A 28-nm FD-SOI CMOS Variable-Gain Amplifier with Body-Bias-Based DC-Offset Cancellation for Automotive Radars
	
	
	
		
		
		
		
		
	
	
	
	
	
	
	
	
		
		
		
		
		
			
			
			
		
		
		
		
			
			
				
				
					
					
					
					
						
						
							
							
						
					
				
				
				
				
				
				
				
				
				
				
				
			
			
		
			
			
				
				
					
					
					
					
						
						
							
							
						
					
				
				
				
				
				
				
				
				
				
				
				
			
			
		
			
			
				
				
					
					
					
					
						
							
						
						
					
				
				
				
				
				
				
				
				
				
				
				
			
			
		
			
			
				
				
					
					
					
					
						
							
						
						
					
				
				
				
				
				
				
				
				
				
				
				
			
			
		
		
		
		
	
Ragonese E.
;Palmisano G.
	
		
		
	
			2019-01-01
Abstract
This brief presents a variable-gain amplifier (VGA) for automotive radar applications integrated in a 28-nm fully depleted (FD) silicon-on-insulator (SOI) CMOS technology. The amplifier operates at a power supply as low as 1 V and guarantees 30-dB linear-in-dB gain variation with a 3-dB step. The back-gate of the MOS transistors has been exploited to implement a back-gate control-based offset cancelation loop, thus avoiding the use of inter-stage coupling capacitors that introduce frequency limitations due to parasitic capacitances. The VGA exhibits a bandwidth from 100 kHz to 20 MHz, which is compliant with typical frequency-modulated continuous wave (FMCW) radars. It also guarantees a 1-dB compression point (P-1dB) better than -36 dBm and an input-referred noise (IRN) of 12.5 nV/root Hz and 7 nV/root Hz at 1 MHz and 10 MHz, respectively, with a power consumption as low as 1.7 mW.| File | Dimensione | Formato | |
|---|---|---|---|
| 
									
										
										
										
										
											
												
												
												    
												
											
										
									
									
										
										
											A 28-nm FD-SOI CMOS Variable-Gain Amplifier.pdf
										
																				
									
										
											 solo gestori archivio 
											Tipologia:
											Versione Editoriale (PDF)
										 
									
									
									
									
									
										Dimensione
										1.1 MB
									 
									
										Formato
										Adobe PDF
									 
										
										
								 | 
								1.1 MB | Adobe PDF | Visualizza/Apri | 
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.


