Delay models and design guidelines for MCML gates with resistor or PMOS load