In this paper, an innovative converter topology is presented that allows to improve the performance of electronically commutated motor drives, aimed to equip home appliances. The proposed topology is based on a modified C-dump converter configuration, where the energy recovery stage acts as an active power factor controller (PFC) for offline operation. This is made possible by introducing a new technique to manage the free-wheeling energy that is recovered back to the dc bus by a suitable high frequency (HF) transformer. The proposed approach allows to omit the PFC stage that is included in motor drives devoted to home appliance applications in order to comply with power quality requirements. Moreover, the proposed converter topology features only low side or high side configuration switches, allowing to simplify the design of the drive and easily integrate the power semiconductors in a single chip exploiting smart power technologies. Simulations and experimental results confirm the validity of the proposed approach.
Single Chip Integration for Motor Drive Converters with Power Factor Capability
CACCIATO, MARIO;TESTA A.
2004-01-01
Abstract
In this paper, an innovative converter topology is presented that allows to improve the performance of electronically commutated motor drives, aimed to equip home appliances. The proposed topology is based on a modified C-dump converter configuration, where the energy recovery stage acts as an active power factor controller (PFC) for offline operation. This is made possible by introducing a new technique to manage the free-wheeling energy that is recovered back to the dc bus by a suitable high frequency (HF) transformer. The proposed approach allows to omit the PFC stage that is included in motor drives devoted to home appliance applications in order to comply with power quality requirements. Moreover, the proposed converter topology features only low side or high side configuration switches, allowing to simplify the design of the drive and easily integrate the power semiconductors in a single chip exploiting smart power technologies. Simulations and experimental results confirm the validity of the proposed approach.File | Dimensione | Formato | |
---|---|---|---|
01353327Single chip.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Licenza:
Non specificato
Dimensione
768.77 kB
Formato
Adobe PDF
|
768.77 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.