In this paper, we provide a new procedure that allows to design a generic three-stage amplifier from settling-time specifications. The procedure analyze the settling-time of pure two- or three-pole amplifiers (i.e., with no zeros) and extends the results to a generic amplifier that includes one or two zeros even placed in the right-half plane. The validity of the proposed approach is demonstrated through a design example of a three-stage CMOS amplifier suitable for switched-capacitor applications.
Design of CMOS three-stage amplifiers for near-to-minimum settling-time
Giustolisi, Gianluca
Primo
;Palumbo, GaetanoUltimo
2021-01-01
Abstract
In this paper, we provide a new procedure that allows to design a generic three-stage amplifier from settling-time specifications. The procedure analyze the settling-time of pure two- or three-pole amplifiers (i.e., with no zeros) and extends the results to a generic amplifier that includes one or two zeros even placed in the right-half plane. The validity of the proposed approach is demonstrated through a design example of a three-stage CMOS amplifier suitable for switched-capacitor applications.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
R041 - Design of CMOS Three-Stage Amplifiers for near-to-minimum Settling-Time.pdf
solo gestori archivio
Tipologia:
Versione Editoriale (PDF)
Dimensione
1.22 MB
Formato
Adobe PDF
|
1.22 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.