In this Letter a new compensation strategy for a class of three-stage operational transconductance amplifiers is proposed. The proposed approach reduces the original third-order transfer function of the loop gain to that of a pure two-pole amplifier thus allowing the designer to use well-known and consolidated design rules. The approach, suitable for high-speed switched-capacitor circuits, is vali- dated by means of intensive Monte Carlo simulations on a 65-nm three-stage CMOS amplifier.
Compensation strategy for high-speed three-stage switched-capacitor amplifiers
GIUSTOLISI, Gianluca;PALUMBO, Gaetano
2016-01-01
Abstract
In this Letter a new compensation strategy for a class of three-stage operational transconductance amplifiers is proposed. The proposed approach reduces the original third-order transfer function of the loop gain to that of a pure two-pole amplifier thus allowing the designer to use well-known and consolidated design rules. The approach, suitable for high-speed switched-capacitor circuits, is vali- dated by means of intensive Monte Carlo simulations on a 65-nm three-stage CMOS amplifier.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
R033 - Compensation strategy for high-speed three-stage switched-capacitor amplifiers.pdf
accesso aperto
Tipologia:
Versione Editoriale (PDF)
Licenza:
Non specificato
Dimensione
138.82 kB
Formato
Adobe PDF
|
138.82 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.