Analysis and modeling of layout scaling in silicon integrated stacked transformers