IRIS

Sfoglia per Autore  

Opzioni
Mostrati risultati da 21 a 40 di 47
Titolo Data di pubblicazione Autore(i) File
Making android apps data-leak-safe by data flow analysis and code injection 1-gen-2016 Ascia, Giuseppe; Catania, Vincenzo; Di Natale, R; Fornaia, ANDREA FRANCESCO; Mongiovi', Misael; Monteleone, Salvatore; Pappalardo, Giuseppe; Tramontana, EMILIANO ALESSIO
Cycle-accurate network on chip simulation with Noxim 1-gen-2016 Catania, Vincenzo; Mineo, A; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide
Improving Energy Efficiency in Wireless Network-on-Chip Architectures 1-gen-2017 Catania, Vincenzo; Mineo, Andrea; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide
Bus as a sensor: A mobile sensor nodes network for the air quality monitoring 1-gen-2017 Biondi, Salvatore Michele; Catania, Vincenzo; Monteleone, Salvatore; Polito, Carmelo
User-generated services composition in smart multi-user environments 1-gen-2017 Catania, Vincenzo; La Torre, Giuseppe; Monteleone, Salvatore; Panno, Daniela; Patti, Davide
Improving energy consumption of NoC based architectures through approximate communication 1-gen-2018 Ascia, Giuseppe; Catania, Vincenzo; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide; Jose, John
smARTWorks: A multi-sided context-aware platform for the smart museum 1-gen-2018 Biondi, S.; Catania, V.; Monteleone, S.; Palesi, M.; Patti, D. file da validare
Packetization of Shared-Memory Traces for Message Passing Oriented NoC Simulation 1-gen-2018 Catania, Vincenzo; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide
GOOSE: Goal oriented orchestration for smart environments 1-gen-2019 Catania, V.; La Delfa, G. C.; Monteleone, S.; Patti, D.; Ventura, D.; La Torre, G. file da validare
Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices 1-gen-2019 Ascia, G.; Catania, V.; Monteleone, S.; Palesi, M.; Patti, D.; Jose, J.
Approximate Wireless Networks-on-Chip 1-gen-2019 Ascia, Giuseppe; Catania, Vincenzo; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide; Jose, John
Analyzing networks-on-chip based deep neural networks 1-gen-2019 Ascia, G.; Catania, V.; Monteleone, S.; Palesi, M.; Patti, D.; Jose, J.
Exploiting data resilience in wireless network-on-chip architectures 1-gen-2020 Ascia, G.; Catania, V.; Monteleone, S.; Palesi, M.; Patti, D.; Jose, J.; Salerno, V. M. file da validare
Improving inference latency and energy of network-on-chip based convolutional neural networks through weights compression 1-gen-2020 Ascia, G.; Catania, V.; Jose, J.; Monteleone, S.; Palesi, M.; Patti, D. file da validare
Impact of Users' Beliefs in Text-Based Linguistic Interaction 1-gen-2020 Catania, V.; Monteleone, S.; Palesi, M.; Patti, D.
Implementing On-Chip Wireless Communication in Multi-stage Interconnection NoCs 1-gen-2020 Mnejja, S.; Aydi, Y.; Abid, M.; Monteleone, S.; Palesi, M.; Patti, D. file da validare
Delta multi-stage interconnection networks for scalable wireless on-chip communication 1-gen-2020 Mnejja, S.; Aydi, Y.; Abid, M.; Monteleone, S.; Catania, V.; Palesi, M.; Patti, D.
Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression 1-gen-2020 Ascia, G.; Catania, V.; Mineo, A.; Monteleone, S.; Palesi, M.; Patti, D.
Framework for Design Exploration and Performance Analysis of RF-NoC Manycore Architecture 1-gen-2020 Lahdhiri, Habiba; Lorandel, Jordane; Monteleone, Salvatore; Bourdel, Emmanuelle; Palesi, Maurizio file da validare
LAMBDA: An Open Framework for Deep Neural Network Accelerators Simulation 1-gen-2021 Russo, E.; Palesi, M.; Monteleone, S.; Patti, D.; Ascia, G.; Catania, V.
Mostrati risultati da 21 a 40 di 47
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile