Nome |
# |
Designing Robust Routing Algorithms and Mapping Cores in Networks-on-Chip: A Multi-objective Evolutionary-based Approach, file dfe4d227-a8d2-bb0a-e053-d805fe0a78d9
|
72
|
ECAP: Energy-efficient caching for prefetch blocks in tiled chip multiprocessors, file dfe4d22b-5a1f-bb0a-e053-d805fe0a78d9
|
23
|
Coupling routing algorithm and data encoding for low power Networks on Chip, file dfe4d227-8342-bb0a-e053-d805fe0a78d9
|
19
|
An Energy Aware Transmission Control in Wireless Network-on-Chip, file dfe4d22b-ff9c-bb0a-e053-d805fe0a78d9
|
17
|
An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures, file dfe4d22b-df0e-bb0a-e053-d805fe0a78d9
|
16
|
A closed loop power manager for transmission power control in wireless network-on-chip architectures, file dfe4d227-0110-bb0a-e053-d805fe0a78d9
|
15
|
A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip, file dfe4d227-b300-bb0a-e053-d805fe0a78d9
|
14
|
Special issue on energy efficient methods and systems in the emerging cloud era [Editoriale], file dfe4d22d-4208-bb0a-e053-d805fe0a78d9
|
11
|
Delta multi-stage interconnection networks for scalable wireless on-chip communication, file dfe4d22c-625c-bb0a-e053-d805fe0a78d9
|
9
|
An Instruction-Level Power Analysis Model with Data Dependency, file dfe4d226-f62c-bb0a-e053-d805fe0a78d9
|
8
|
Opportunistic Caching in NoC: Exploring Ways to Reduce Miss Penalty, file dfe4d22e-a44f-bb0a-e053-d805fe0a78d9
|
7
|
Reducing Complexity of Multi-objective Design Space Exploration in VLIW-based Embedded Systems, file dfe4d227-a762-bb0a-e053-d805fe0a78d9
|
6
|
Revising NoC in Future Multi-Core based Consumer Electronics for Performance, file dfe4d22e-b933-bb0a-e053-d805fe0a78d9
|
6
|
Impact of Users' Beliefs in Text-Based Linguistic Interaction, file dfe4d22a-d3e4-bb0a-e053-d805fe0a78d9
|
5
|
Bandwidth Aware Routing Algorithms for Networks-on-Chip Platforms, file dfe4d227-a57e-bb0a-e053-d805fe0a78d9
|
4
|
Cycle-accurate network on chip simulation with Noxim, file dfe4d22b-03c5-bb0a-e053-d805fe0a78d9
|
4
|
Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip, file dfe4d226-fbd5-bb0a-e053-d805fe0a78d9
|
3
|
Efficient Design Space Exploration for Application Specific Systems-on-a-Chip, file dfe4d226-f9aa-bb0a-e053-d805fe0a78d9
|
2
|
Switching Activity Reduction in Embedded Systems: A Genetic Bus Encoding Approach, file dfe4d226-fcb6-bb0a-e053-d805fe0a78d9
|
2
|
Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures, file dfe4d227-010f-bb0a-e053-d805fe0a78d9
|
2
|
Genetic Learning of a Fuzzy C-Means Classifier System, file dfe4d227-08a9-bb0a-e053-d805fe0a78d9
|
2
|
Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems, file dfe4d227-33f3-bb0a-e053-d805fe0a78d9
|
2
|
Multi-objective mapping for mesh-based NoC architectures, file dfe4d227-5534-bb0a-e053-d805fe0a78d9
|
2
|
Mapping Cores on Network-on-Chip, file dfe4d227-8580-bb0a-e053-d805fe0a78d9
|
2
|
Improving Energy Efficiency in Wireless Network-on-Chip Architectures, file dfe4d228-ed89-bb0a-e053-d805fe0a78d9
|
2
|
Low Energy yet Reliable Data Communication Scheme for Networks on Chip, file dfe4d22a-f547-bb0a-e053-d805fe0a78d9
|
2
|
ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip, file dfe4d22b-a55e-bb0a-e053-d805fe0a78d9
|
2
|
The Suboptimal Routing Algorithm for 2D Mesh Network, file dfe4d22d-267c-bb0a-e053-d805fe0a78d9
|
2
|
Packetization of Shared-Memory Traces for Message Passing Oriented NoC Simulation, file dfe4d22d-92ee-bb0a-e053-d805fe0a78d9
|
2
|
Power density aware application mapping in mesh-based network-on-chip architecture: An evolutionary multi-objective approach, file 12136aa1-d97e-481c-afe5-c298fde6004a
|
1
|
Wireless enabled Inter-Chiplet Communication in DNN Hardware Accelerators, file 26575b0a-c4e4-4738-a579-45a51f049649
|
1
|
MEDEA: A Multi-objective Evolutionary Approach to DNN Hardware Mapping, file 381fed12-a3bc-4d49-9997-be5e91a1a774
|
1
|
Design Challenges of Intrachiplet and Interchiplet Interconnection, file 437f4bcf-53c7-459e-bfca-42d49395985c
|
1
|
Exploiting the Approximate Computing Paradigm with DNN Hardware Accelerators, file aa012510-124d-4225-a736-052acc643bbf
|
1
|
Combined Application of Approximate Computing Techniques in DNN Hardware Accelerators, file abfdf5cc-497b-4d87-ac8e-8985c855886e
|
1
|
Multiobjective End-to-End Design Space Exploration of Parameterized DNN Accelerators, file ac2fb3b5-db75-4f3b-9a48-0c5b6c4e3ba6
|
1
|
A Methodology for Simulating Multi-chiplet Systems Using Open-source Simulators, file b5ea4096-bff9-4722-b399-86238459b38f
|
1
|
Deadlock free Routing Algorithms for Irregular Mesh Topology NoC Systems with Rectangular Regions, file dfe4d226-f798-bb0a-e053-d805fe0a78d9
|
1
|
A GA Based Design Space Exploration Framework for Parameterized System-on-a-Chip Platforms, file dfe4d226-f7de-bb0a-e053-d805fe0a78d9
|
1
|
Analysis and Tools for the Design of VLIW Embedded Systems in a Multi-objective Scenario, file dfe4d226-f81f-bb0a-e053-d805fe0a78d9
|
1
|
Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks on Chip, file dfe4d226-fc29-bb0a-e053-d805fe0a78d9
|
1
|
Multi-objective Genetic Approach for System-level Exploration in Parameterized Systems-on-a-chip, file dfe4d226-fcf9-bb0a-e053-d805fe0a78d9
|
1
|
Application Specific Routing Algorithms for Networks on Chip, file dfe4d226-fd26-bb0a-e053-d805fe0a78d9
|
1
|
Data Encoding Schemes in Networks on Chip, file dfe4d227-094f-bb0a-e053-d805fe0a78d9
|
1
|
Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator, file dfe4d227-1276-bb0a-e053-d805fe0a78d9
|
1
|
Exploiting antenna directivity in wireless NoC architectures, file dfe4d227-1808-bb0a-e053-d805fe0a78d9
|
1
|
On-Chip Communication Energy Reduction through Reliability Aware Adaptive Voltage Swing Scaling, file dfe4d227-1a91-bb0a-e053-d805fe0a78d9
|
1
|
Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs, file dfe4d227-3773-bb0a-e053-d805fe0a78d9
|
1
|
Embedded Transitive-Closure Network for Run-Time Deadlock Detection in Networks-on-Chip, file dfe4d227-378d-bb0a-e053-d805fe0a78d9
|
1
|
Neighbors-on-Path: A New Selection Strategy for On-Chip Networks, file dfe4d227-94ab-bb0a-e053-d805fe0a78d9
|
1
|
Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip, file dfe4d227-9c1a-bb0a-e053-d805fe0a78d9
|
1
|
Fuzzy Decision Making in Embedded System Design, file dfe4d227-ab5c-bb0a-e053-d805fe0a78d9
|
1
|
An Encoding Scheme to Reduce Power Consumption in Networks-on-Chip, file dfe4d227-ab71-bb0a-e053-d805fe0a78d9
|
1
|
An Evolutionary Approach to Network on Chip Mapping Problem, file dfe4d227-acfe-bb0a-e053-d805fe0a78d9
|
1
|
Approximate Wireless Networks-on-Chip, file dfe4d229-ad61-bb0a-e053-d805fe0a78d9
|
1
|
Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices, file dfe4d22a-3742-bb0a-e053-d805fe0a78d9
|
1
|
Analyzing networks-on-chip based deep neural networks, file dfe4d22a-39a2-bb0a-e053-d805fe0a78d9
|
1
|
Routing Pressure: A Channel-Related and Traffic-Aware Metric of Routing Algorithm, file dfe4d22a-e2d7-bb0a-e053-d805fe0a78d9
|
1
|
The Repetitive Turn Model for Adaptive Routing, file dfe4d22b-8e5e-bb0a-e053-d805fe0a78d9
|
1
|
Traffic Aware Deflection Rerouting Mechanism for Mesh Network on Chip, file dfe4d22b-976c-bb0a-e053-d805fe0a78d9
|
1
|
Performance enhancement of caches in TCMPs using near vicinity prefetcher, file dfe4d22b-a55d-bb0a-e053-d805fe0a78d9
|
1
|
Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks, file dfe4d22d-0f0e-bb0a-e053-d805fe0a78d9
|
1
|
Efficient Congestion-Aware Scheme for Wireless on-Chip Networks, file dfe4d22d-1fd8-bb0a-e053-d805fe0a78d9
|
1
|
Energy aware Networks-on-Chip cortex inspired communication, file dfe4d22d-218f-bb0a-e053-d805fe0a78d9
|
1
|
An optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2d based on-chip networks, file dfe4d22d-24e5-bb0a-e053-d805fe0a78d9
|
1
|
A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures, file dfe4d22d-29b0-bb0a-e053-d805fe0a78d9
|
1
|
Message from the chairs [NoCArc 2016], file dfe4d22d-2d1a-bb0a-e053-d805fe0a78d9
|
1
|
Local Congestion Avoidance in Network-on-Chip, file dfe4d22d-4202-bb0a-e053-d805fe0a78d9
|
1
|
Ping-lock round robin arbiter, file dfe4d22d-420a-bb0a-e053-d805fe0a78d9
|
1
|
Improving the energy efficiency of wireless Network on Chip architectures through online selective buffers and receivers shutdown, file dfe4d22d-435d-bb0a-e053-d805fe0a78d9
|
1
|
Improved Flow Control for Minimal Fully Adaptive Routing in 2D Mesh NoC, file dfe4d22d-47a8-bb0a-e053-d805fe0a78d9
|
1
|
Message from the Chairs [NoCArc 2017], file dfe4d22d-54d4-bb0a-e053-d805fe0a78d9
|
1
|
Adaptive Packet Relocator in Wireless Network-on-Chip (WiNoC), file dfe4d22d-94d5-bb0a-e053-d805fe0a78d9
|
1
|
Noxim: An open, extensible and cycle-accurate network on chip simulator, file dfe4d22d-961a-bb0a-e053-d805fe0a78d9
|
1
|
Energy efficient transceiver in wireless Network on Chip architectures, file dfe4d22d-a091-bb0a-e053-d805fe0a78d9
|
1
|
Improving energy consumption of NoC based architectures through approximate communication, file dfe4d22d-c31c-bb0a-e053-d805fe0a78d9
|
1
|
Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression, file dfe4d22e-51f8-bb0a-e053-d805fe0a78d9
|
1
|
COPE: Reducing Cache Pollution and Network Contention by Inter-tile Coordinated Prefetching in NoC-based MPSoCs, file dfe4d22e-5ef4-bb0a-e053-d805fe0a78d9
|
1
|
LAMBDA: An Open Framework for Deep Neural Network Accelerators Simulation, file e505d06a-b5ef-42d7-9adb-36a4f83a9f06
|
1
|
Totale |
313 |