IRIS
PALESI, MAURIZIO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 6.377
EU - Europa 2.423
AS - Asia 2.370
AF - Africa 564
SA - Sud America 534
OC - Oceania 8
Continente sconosciuto - Info sul continente non disponibili 4
AN - Antartide 1
Totale 12.281
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 6.152
SG - Singapore 1.084
CN - Cina 906
IE - Irlanda 626
IT - Italia 501
UA - Ucraina 486
BR - Brasile 474
CI - Costa d'Avorio 370
CA - Canada 203
DE - Germania 191
RU - Federazione Russa 165
FI - Finlandia 150
SN - Senegal 141
KR - Corea 89
VN - Vietnam 77
GB - Regno Unito 66
FR - Francia 63
IN - India 56
SE - Svezia 39
AR - Argentina 26
CH - Svizzera 25
TR - Turchia 24
CZ - Repubblica Ceca 21
NL - Olanda 21
BD - Bangladesh 19
AT - Austria 15
UZ - Uzbekistan 15
PL - Polonia 14
HK - Hong Kong 13
IQ - Iraq 13
JP - Giappone 13
ZA - Sudafrica 13
GR - Grecia 10
MX - Messico 10
NG - Nigeria 10
EG - Egitto 9
ES - Italia 9
LB - Libano 9
MA - Marocco 9
AU - Australia 8
EC - Ecuador 8
VE - Venezuela 7
ID - Indonesia 6
CY - Cipro 5
JO - Giordania 5
KG - Kirghizistan 5
PY - Paraguay 5
SA - Arabia Saudita 5
CL - Cile 4
CO - Colombia 4
PK - Pakistan 4
TN - Tunisia 4
DK - Danimarca 3
DZ - Algeria 3
EU - Europa 3
IR - Iran 3
JM - Giamaica 3
KE - Kenya 3
LT - Lituania 3
MY - Malesia 3
PE - Perù 3
PH - Filippine 3
PS - Palestinian Territory 3
TT - Trinidad e Tobago 3
BG - Bulgaria 2
EE - Estonia 2
IL - Israele 2
MK - Macedonia 2
MN - Mongolia 2
PA - Panama 2
UY - Uruguay 2
AE - Emirati Arabi Uniti 1
AL - Albania 1
AQ - Antartide 1
AZ - Azerbaigian 1
BE - Belgio 1
BH - Bahrain 1
BY - Bielorussia 1
DO - Repubblica Dominicana 1
ET - Etiopia 1
GE - Georgia 1
GY - Guiana 1
HN - Honduras 1
IS - Islanda 1
LU - Lussemburgo 1
NI - Nicaragua 1
NP - Nepal 1
PT - Portogallo 1
RO - Romania 1
RS - Serbia 1
SK - Slovacchia (Repubblica Slovacca) 1
SV - El Salvador 1
TW - Taiwan 1
XK - ???statistics.table.value.countryCode.XK??? 1
ZM - Zambia 1
Totale 12.281
Salva come PNG Salva come JPEG
Città #
Dallas 1.543
Santa Clara 1.011
Singapore 647
Dublin 625
Chandler 561
Jacksonville 544
Abidjan 370
Boardman 242
Hefei 200
Catania 187
Lawrence 173
Cambridge 172
Nanjing 166
Andover 163
Toronto 144
Ashburn 143
Dakar 141
Chicago 134
Grafing 128
Helsinki 128
Des Moines 104
Seoul 89
San Mateo 79
Beijing 68
Nanchang 65
Council Bluffs 62
Shenyang 50
Wilmington 46
The Dalles 43
São Paulo 41
Columbus 40
Houston 40
Saint Petersburg 38
Los Angeles 37
Hebei 36
Jiaxing 35
Changsha 34
Ottawa 34
Tianjin 31
Civitanova Marche 28
Ho Chi Minh City 28
Nuremberg 25
Bengaluru 24
Rome 23
Tremestieri Etneo 19
Brooklyn 18
Augusta 17
Moscow 17
Messina 16
Rio de Janeiro 16
San Francisco 16
Hanoi 15
Milan 15
Brno 14
Jinan 13
London 12
Montreal 12
Munich 12
New York 12
Norwalk 12
Porto Alegre 12
Seattle 12
Curitiba 11
Washington 11
Abuja 10
Boston 10
Hong Kong 10
Liberty Lake 10
Palermo 10
Phoenix 10
Tokyo 10
Belo Horizonte 9
Den Haag 8
Guangzhou 8
Hangzhou 8
Mumbai 8
Pune 8
Ankara 7
Brasília 7
Ann Arbor 6
Atlanta 6
Edinburgh 6
Guarulhos 6
Reggio Calabria 6
Shanghai 6
Warsaw 6
Acireale 5
Amsterdam 5
Baghdad 5
Cergy 5
Contagem 5
Dong Ket 5
Espoo 5
Fortaleza 5
Frankfurt Am Main 5
Haiphong 5
Istanbul 5
Johannesburg 5
Mandria, Paphos 5
Philadelphia 5
Totale 9.049
Salva come PNG Salva come JPEG
Nome #
Survey of smartphone-based datasets for indoor localization: A machine learning perspective 319
Exploiting data resilience in wireless network-on-chip architectures 114
Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures 109
The Web as a Platform for Experimental Human-Computer Linguistic Interaction 107
Approximate Wireless Networks-on-Chip 107
Mapping Cores on Network-on-Chip 106
Coupling routing algorithm and data encoding for low power Networks on Chip 106
A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures 103
A Methodology for Simulating Multi-chiplet Systems Using Open-source Simulators 102
An open and platfom-independent instruction-set simulator for teaching computer architecture 102
Switching Activity Reduction in Embedded Systems: A Genetic Bus Encoding Approach 100
A closed loop power manager for transmission power control in wireless network-on-chip architectures 100
A genetic approach to bus encoding 100
Exploiting antenna directivity in wireless NoC architectures 99
An Instruction-Level Power Analysis Model with Data Dependency 98
A GA Based Design Space Exploration Framework for Parameterized System-on-a-Chip Platforms 96
Designing Robust Routing Algorithms and Mapping Cores in Networks-on-Chip: A Multi-objective Evolutionary-based Approach 94
A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems 94
A closed loop control based power manager for WiNoC architectures 94
Data Encoding Schemes in Networks on Chip 92
A New Selection Policy for Adaptive Routing in Network on Chip 91
Analyzing networks-on-chip based deep neural networks 91
A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip 90
Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices 90
A Multi-objective Strategy for Concurrent Mapping and Routing in Networks on Chip 88
A Method for Router Table Compression for Application Specific Routing in Mesh Topology NoC Architectures 88
The Repetitive Turn Model for Adaptive Routing 85
A Framework for Design Space Exploration of Parameterized VLSI Systems 85
Special issue on energy efficient methods and systems in the emerging cloud era [Editoriale] 84
An Efficient Hierarchical Fuzzy Approach for System Level System-on-a-Chip Design 84
MEDEA: A Multi-objective Evolutionary Approach to DNN Hardware Mapping 83
Message from the chairs [NoCArc 2016] 83
LAMBDA: An Open Framework for Deep Neural Network Accelerators Simulation 82
A Multi-Level Routing Scheme and Router Architecture to support Hierarchical Routing in Large Network on Chip Platforms 82
A Novel Approach to Design Space Exploration of Parameterized SOCs 82
Ping-lock round robin arbiter 82
An Energy Aware Transmission Control in Wireless Network-on-Chip 82
Computational Intelligence to Speed-Up Multi-Objective Design Space Exploration of Embedded Systems 81
Merging Compilation and Microarchitectural Configuration Spaces for Performance/Power Optimization in VLIW-Based Systems 80
Fuzzy Decision Making in Embedded System Design 80
A Methodology for Design of Application Specific Deadlock-free Routing Algorithms for NoC Systems 80
Improving the energy efficiency of wireless Network on Chip architectures through online selective buffers and receivers shutdown 79
Multiobjective End-to-End Design Space Exploration of Parameterized DNN Accelerators 78
Efficient Design Space Exploration for Application Specific Systems-on-a-Chip 78
An Offline Method for Designing Adaptive Routing Based on Pressure Model 78
On-Chip Communication Energy Reduction through Reliability Aware Adaptive Voltage Swing Scaling 78
A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems 78
Networks-on-Chip: Emerging Research Topics and Novel Ideas 77
A Multiobjective Genetic Fuzzy Approach for Intelligent System-level Exploration in Parameterized VLIW Processor Design 77
Cycle-accurate network on chip simulation with Noxim 76
Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression 76
Bandwidth Aware Routing Algorithms for Networks-on-Chip Platforms 75
An Effective Methodology to Multi-objective Design of Application Domain-specific Embedded architectures 75
Improving energy consumption of NoC based architectures through approximate communication 75
An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures 75
DNN Model Compression for IoT Domain Specific Hardware Accelerators 75
m-BMC: Exploration of Magnetic Field Measurements for Indoor Positioning Using mini-Batch Magnetometer Calibration 74
Analysis and Tools for the Design of VLIW Embedded Systems in a Multi-objective Scenario 74
Explainable AI-Based Clinical Decision Support System for Obesity Comorbidity Analysis 73
Improved Flow Control for Minimal Fully Adaptive Routing in 2D Mesh NoC 73
EXplainable AI for Decision Support to Obesity Comorbidities Diagnosis 72
Introduction to the special issue on NoC-based many-core architectures 72
An Hybrid Soft Computing Approach for Automated Computer Design 72
A Communication-Aware Topological Mapping Technique for NoCs 72
Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks on Chip 71
Efficient multicast schemes for 3-D Networks-on-Chip 71
ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip 71
Special issue on emerging on-chip networks and architectures [Editorial] 70
Improving Energy Efficiency in Wireless Network-on-Chip Architectures 70
Runtime Online Links Voltage Scaling for Low Energy Networks on Chip 69
Improving inference latency and energy of network-on-chip based convolutional neural networks through weights compression 69
An efficient technique for in-order packet delivery with adaptive routing algorithms in networks on chip 68
An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs 68
Adaptive Packet Relocator in Wireless Network-on-Chip (WiNoC) 68
Multi-objective mapping for mesh-based NoC architectures 67
Noxim: An open, extensible and cycle-accurate network on chip simulator 67
Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip 67
An Efficent Hierachical Fuzzy Approach for System Level System-on-a-Chip Design 67
Fuzzy Simulation to Speedup Computer Design 67
Emerging Computing Architectures and Systems 66
Energy efficient transceiver in wireless Network on Chip architectures 66
An adaptive output selection function based on a fuzzy rule base system for Network on Chip 66
An Encoding Scheme to Reduce Power Consumption in Networks-on-Chip 65
Introduction to the special section on on-chip and off-chip network architectures 64
Delta multi-stage interconnection networks for scalable wireless on-chip communication 64
Tuning methodologies for parameterized systems design 63
Hyperblock Formation: A Power/Energy Perspective for High Performance VLIW Architectures 63
Exploring Design Space of VLIW Architectures 63
Network-on-chip architectures and design methodologies 62
EPIC-Explorer: A parameterized VLIW-based platform framework for design space exploration 62
Multi-objective Genetic Approach for System-level Exploration in Parameterized Systems-on-a-chip 62
Genetic Learning of a Fuzzy C-Means Classifier System 62
Deadlock free Routing Algorithms for Irregular Mesh Topology NoC Systems with Rectangular Regions 62
Guest Editors’ Introduction to the Special Issue on Novel On-Chip Parallel Architectures and Software Support 61
An evolutionary approach for Pareto-optimal configurations in SOC platforms 61
Application Specific Routing Algorithms for Low Power Network on Chip Design 61
Neighbors-on-Path: A New Selection Strategy for On-Chip Networks 61
Combined Application of Approximate Computing Techniques in DNN Hardware Accelerators 60
Routing Pressure: A Channel-Related and Traffic-Aware Metric of Routing Algorithm 60
Packetization of Shared-Memory Traces for Message Passing Oriented NoC Simulation 60
Totale 8.091
Salva come PNG Salva come JPEG
Categoria #
all - tutte 46.023
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 46.023
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021747 0 0 0 12 276 18 105 1 219 11 77 28
2021/20221.228 144 177 41 6 176 3 178 37 100 5 29 332
2022/20231.916 194 54 34 113 156 338 4 423 492 24 49 35
2023/20241.157 38 253 52 116 34 167 14 40 2 209 147 85
2024/20253.459 68 388 171 93 797 518 104 162 218 383 277 280
2025/20262.606 441 390 1.708 67 0 0 0 0 0 0 0 0
Totale 12.571