PATTI, DAVIDE

PATTI, DAVIDE  

INGEGNERIA ELETTRICA ELETTRONICA E INFORMATICA  

Mostra records
Risultati 1 - 20 di 67 (tempo di esecuzione: 0.034 secondi).
Titolo Data di pubblicazione Autore(i) File
A first effort for a distributed segment-based approach on self-assembled nano networks 1-gen-2013 Catania, Vincenzo; Mineo, A; Monteleone, Salvatore; Patti, Davide
A New Selection Policy for Adaptive Routing in Network on Chip 1-gen-2006 Ascia, Giuseppe; Catania, Vincenzo; Palesi, Maurizio; Patti, Davide
A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems 1-gen-2005 Ascia, Giuseppe; Catania, Vincenzo; Palesi, Maurizio; Patti, Davide
An Effective Methodology to Multi-objective Design of Application Domain-specific Embedded architectures 1-gen-2009 Catania, Vincenzo; DE FRANCISCI MORALES, G; DI NUOVO A., G; Palesi, Maurizio; Patti, Davide
An Efficent Hierachical Fuzzy Approach for System Level System-on-a-Chip Design 1-gen-2006 Giuseppe, Ascia; Vincenzo, Catania; DI NUOVO, A. G.; Palesi, Maurizio; Patti, Davide
An Efficient Hierarchical Fuzzy Approach for System Level System-on-a-Chip Design 1-gen-2006 Ascia, Giuseppe; Catania, Vincenzo; DI NUOVO A., G; Palesi, Maurizio; Patti, Davide
An Hybrid Soft Computing Approach for Automated Computer Design 1-gen-2006 DI NUOVO, A.; Palesi, Maurizio; Patti, Davide
An open and platfom-independent instruction-set simulator for teaching computer architecture 1-gen-2014 Catania, Vincenzo; Patti, Davide; Palesi, Maurizio; Spadaccini, A; Fazzino, F.
Analysis and Tools for the Design of VLIW Embedded Systems in a Multi-objective Scenario 1-gen-2007 Catania, Vincenzo; Palesi, Maurizio; Patti, Davide
Analyzing networks-on-chip based deep neural networks 1-gen-2019 Ascia, G.; Catania, V.; Monteleone, S.; Palesi, M.; Patti, D.; Jose, J.
Approximate Wireless Networks-on-Chip 1-gen-2019 Ascia, Giuseppe; Catania, Vincenzo; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide; Jose, John
Computational Intelligence to Speed-Up Multi-Objective Design Space Exploration of Embedded Systems 1-gen-2008 Ascia, Giuseppe; Catania, Vincenzo; DI NUOVO, A.; Palesi, Maurizio; Patti, Davide
Coupling routing algorithm and data encoding for low power Networks on Chip 1-gen-2015 Palesi, Maurizio; Patti, Davide; Ascia, Giuseppe; Panno, Daniela Giovanna Anna; Catania, Vincenzo
Cross-Platform Access Control for Mobile Web Applications 1-gen-2012 Lyle, J; Monteleone, Salvatore; Faily, S; Patti, Davide; Ricciato, F.
Cycle-accurate network on chip simulation with Noxim 1-gen-2016 Catania, Vincenzo; Mineo, A; Monteleone, Salvatore; Palesi, Maurizio; Patti, Davide
Delta multi-stage interconnection networks for scalable wireless on-chip communication 1-gen-2020 Mnejja, S.; Aydi, Y.; Abid, M.; Monteleone, S.; Catania, V.; Palesi, M.; Patti, D.
Distributed topology discovery in self-assembled nano network-on-chip 1-gen-2014 Catania, Vincenzo; Mineo, A; Monteleone, Salvatore; Patti, Davide
DNN Model Compression for IoT Domain Specific Hardware Accelerators 1-gen-2021 Russo, E.; Palesi, M.; Monteleone, S.; Patti, D.; Mineo, A.; Ascia, G.; Catania, V.
Efficient Design Space Exploration for Application Specific Systems-on-a-Chip 1-gen-2007 Ascia, Giuseppe; Catania, Vincenzo; DI NUOVO A., G; Palesi, Maurizio; Patti, Davide
An Energy Aware Transmission Control in Wireless Network-on-Chip 1-gen-2015 MOHD SHAHRIZAL, R; OOI CHIA, Y; Marsono, M; Yaghini, P; Bagherzadeh, N; Patti, Davide; Catania, Vincenzo; Palesi, Maurizio