IRIS
ASCIA, Giuseppe
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 3.086
EU - Europa 1.501
AS - Asia 1.197
AF - Africa 434
SA - Sud America 264
OC - Oceania 11
Continente sconosciuto - Info sul continente non disponibili 1
Totale 6.494
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 2.944
SG - Singapore 583
CN - Cina 476
IE - Irlanda 344
IT - Italia 339
UA - Ucraina 332
CI - Costa d'Avorio 309
BR - Brasile 245
DE - Germania 140
CA - Canada 134
RU - Federazione Russa 104
SN - Senegal 100
FI - Finlandia 60
GB - Regno Unito 45
SE - Svezia 32
KR - Corea 29
FR - Francia 28
IN - India 22
BD - Bangladesh 16
CZ - Repubblica Ceca 16
TR - Turchia 14
AU - Australia 11
AR - Argentina 10
AT - Austria 10
PL - Polonia 10
UZ - Uzbekistan 9
CH - Svizzera 8
JP - Giappone 8
NL - Olanda 8
VN - Vietnam 8
IQ - Iraq 7
ES - Italia 6
MA - Marocco 6
EG - Egitto 5
BG - Bulgaria 4
HK - Hong Kong 4
MX - Messico 4
PK - Pakistan 4
TN - Tunisia 4
CO - Colombia 3
DZ - Algeria 3
GR - Grecia 3
JO - Giordania 3
LB - Libano 3
CL - Cile 2
HN - Honduras 2
IR - Iran 2
KE - Kenya 2
LU - Lussemburgo 2
NG - Nigeria 2
SA - Arabia Saudita 2
SK - Slovacchia (Repubblica Slovacca) 2
VE - Venezuela 2
ZA - Sudafrica 2
BE - Belgio 1
BY - Bielorussia 1
DK - Danimarca 1
DO - Repubblica Dominicana 1
EE - Estonia 1
ET - Etiopia 1
EU - Europa 1
GY - Guiana 1
ID - Indonesia 1
IL - Israele 1
IM - Isola di Man 1
KG - Kirghizistan 1
KW - Kuwait 1
KZ - Kazakistan 1
LT - Lituania 1
MN - Mongolia 1
PE - Perù 1
PS - Palestinian Territory 1
PT - Portogallo 1
RS - Serbia 1
SV - El Salvador 1
Totale 6.494
Salva come PNG Salva come JPEG
Città #
Santa Clara 653
Chandler 400
Singapore 362
Dublin 344
Jacksonville 340
Abidjan 309
Boardman 142
Catania 113
Ashburn 105
Grafing 103
Dakar 100
Lawrence 99
Toronto 99
Cambridge 96
Andover 93
Nanjing 88
Chicago 78
San Mateo 65
Hefei 57
Des Moines 53
Beijing 49
Helsinki 45
Nanchang 43
Houston 39
Council Bluffs 37
Wilmington 36
Shenyang 35
Hebei 33
Civitanova Marche 30
Saint Petersburg 30
Seoul 29
São Paulo 24
Ottawa 23
Changsha 22
The Dalles 22
Tianjin 21
Los Angeles 20
Rome 20
Columbus 19
Augusta 17
Jiaxing 17
San Francisco 17
Brooklyn 13
Nuremberg 12
Brno 10
Moscow 10
Norwalk 10
Rio de Janeiro 10
Washington 10
New York 9
Palermo 9
Belo Horizonte 8
Edinburgh 8
Jinan 8
Pune 8
Seattle 8
Tremestieri Etneo 8
London 7
Reggio Calabria 7
Tokyo 7
Montreal 6
Phoenix 6
Baghdad 5
Boston 5
Caltagirone 5
Canberra 5
Espoo 5
Spino D'adda 5
Turin 5
Vicenza 5
Acireale 4
Atlanta 4
Curitiba 4
Den Haag 4
Frankfurt Am Main 4
Hangzhou 4
Kunming 4
Lappeenranta 4
Melbourne 4
Milan 4
Mumbai 4
Munich 4
Porto Alegre 4
Sorocaba 4
Stockholm 4
Adrano 3
Amman 3
Ankara 3
Ann Arbor 3
Casablanca 3
Charlotte 3
Contagem 3
Faggiano 3
Frankfurt am Main 3
Goiânia 3
Guangzhou 3
Guarulhos 3
Hanoi 3
Hong Kong 3
Istanbul 3
Totale 4.646
Salva come PNG Salva come JPEG
Nome #
Exploiting data resilience in wireless network-on-chip architectures 108
Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures 105
Mapping Cores on Network-on-Chip 101
Approximate Wireless Networks-on-Chip 99
Coupling routing algorithm and data encoding for low power Networks on Chip 97
An Instruction-Level Power Analysis Model with Data Dependency 89
Switching Activity Reduction in Embedded Systems: A Genetic Bus Encoding Approach 89
Exploiting antenna directivity in wireless NoC architectures 83
A genetic approach to bus encoding 82
Data Encoding Schemes in Networks on Chip 81
Analyzing networks-on-chip based deep neural networks 79
Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices 79
A GA Based Design Space Exploration Framework for Parameterized System-on-a-Chip Platforms 78
A closed loop power manager for transmission power control in wireless network-on-chip architectures 77
A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures 77
A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems 76
A HIGH LEVEL HARDWARE MODEL FOR A PARALLEL FUZZY PROCESSOR 76
A dedicated parallel processor for fuzzy computation 76
Computational Intelligence to Speed-Up Multi-Objective Design Space Exploration of Embedded Systems 75
An Efficient Hierarchical Fuzzy Approach for System Level System-on-a-Chip Design 75
A New Selection Policy for Adaptive Routing in Network on Chip 75
A closed loop control based power manager for WiNoC architectures 75
MEDEA: A Multi-objective Evolutionary Approach to DNN Hardware Mapping 73
A Fuzzy Buffer management scheme for shared-memory ATM switches 72
An Efficient Fuzzy System for Traffic Management in High Speed Packet Switched Networks 71
Efficient Design Space Exploration for Application Specific Systems-on-a-Chip 71
A Parallel Processor Architecture for Real-Time Fuzzy Applications 71
LAMBDA: An Open Framework for Deep Neural Network Accelerators Simulation 70
VLSI hardware architecture for complex fuzzy systems 70
A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems 70
A Framework for a Parallel Architecture Dedicated to Soft Computing 70
A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip 70
Making android apps data-leak-safe by data flow analysis and code injection 70
A High Performance Processor for Application Based on Fuzzy Logic 69
Multiobjective End-to-End Design Space Exploration of Parameterized DNN Accelerators 68
A general purpose processor oriented to fuzzy reasoning 68
Fuzzy Decision Making in Embedded System Design 68
A Framework for Design Space Exploration of Parameterized VLSI Systems 68
A fuzzy system index to preserve interpretability in deep tuning of fuzzy rule based classifiers 68
Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression 68
A Novel Approach to Design Space Exploration of Parameterized SOCs 67
A Soft Computing Technique for Performance Enhancement in High Speed Shared-Memory Switches 67
A Data Dependent Approach to Instruction Level Power Estimation 66
A Fuzzy Buffer Management Scheme for ATM and IP Networks 66
Rule-driven VLSI fuzzy processor 65
On-Chip Communication Energy Reduction through Reliability Aware Adaptive Voltage Swing Scaling 65
A reconfigurable parallel architecture for a fuzzy processor 65
AN EFFICIENT HARDWARE ARCHITECTURE TO SUPPORT COMPLEX FUZZY REASONING 64
Design of a VLSI Fuzzy Processor for ATM Traffic Sources Management 64
Improving energy consumption of NoC based architectures through approximate communication 64
An evolutionary management scheme in high performance packet switches, 63
A VLSI PARALLEL ARCHITECTURE FOR FUZZY EXPERT-SYSTEMS 62
Runtime Online Links Voltage Scaling for Low Energy Networks on Chip 62
An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs 62
An adaptive output selection function based on a fuzzy rule base system for Network on Chip 62
DNN Model Compression for IoT Domain Specific Hardware Accelerators 62
A Multiobjective Genetic Fuzzy Approach for Intelligent System-level Exploration in Parameterized VLIW Processor Design 61
Design and Performance Evaluation of a VLSI Parallel Fuzzy Processor 61
A VLSI fuzzy expert system for real-time traffic control in ATM networks 61
Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip 60
An integrated Fuzzy-GA Approach for Buffer Management 59
An efficient buffer management scheme based on evolutionary computing 58
Multi-objective mapping for mesh-based NoC architectures 58
A pipeline parallel architecture for a fuzzy inference processor 58
Neighbors-on-Path: A New Selection Strategy for On-Chip Networks 58
An Encoding Scheme to Reduce Power Consumption in Networks-on-Chip 58
Fuzzy Simulation to Speedup Computer Design 58
Designing for Parallel Fuzzy Computing 57
Improving inference latency and energy of network-on-chip based convolutional neural networks through weights compression 57
An evolutionary approach for Pareto-optimal configurations in SOC platforms 56
Hyperblock Formation: A Power/Energy Perspective for High Performance VLIW Architectures 56
Improving Wormhole Adaptive Routing in Networks on Chip 56
Tuning methodologies for parameterized systems design 55
A study on evolutionary multi-objective optimization with fuzzy approximation for computational expensive problems 55
Design of a VLSI Hardware PET Decoder 55
Exploring Design Space of VLIW Architectures 54
An Adaptive Fuzzy Threshold Scheme for High Performance Shared-Memory Switch 54
EPIC-Explorer: A parameterized VLIW-based platform framework for design space exploration 54
A Parallel Architecture for Soft Computing 54
Multi-objective Genetic Approach for System-level Exploration in Parameterized Systems-on-a-chip 51
Design of a priority queue manager for high-speed packet switches 50
A Very High Speed Parallel Architecture for Fuzzy Applications 50
Power/Energy Perspective on Hyperblock Formation 49
An efficient buffer management policy based on an integrated Fuzzy-GA approach 49
Design issues of an asynchronous parallel fuzzy processor 49
An efficient hardware architecture to support complex fuzzy reasoning 49
Multi-Objective Optimization of a Prameterized VLIW Architecture 49
A VLSI Processor dedicated to Fuzzy Systems 48
An Evolutionary Approach to Network on Chip Mapping Problem 48
Design Space Exploration Methodologies for IP-based System-on-a-chip 48
Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems 48
An evolutionary approach for reducing the switching activity in address buses 47
Low Energy Mapping Techniques under Reliability and Bandwidth Constraints 47
Combined Application of Approximate Computing Techniques in DNN Hardware Accelerators 45
NoC Links Energy Reduction through Link Voltage Scaling 45
A reconfigurable parallel architecture for a fuzzy processor 43
An optimized parallel RISC processor for fuzzy computing 42
Parameterised System Design Based on Genetic Algorithms 37
Exploiting the Approximate Computing Paradigm with DNN Hardware Accelerators 37
DNN Hardware Accelerator Selection for Feasible Deployment of MARL-Based MAC Protocols in Industrial IoT Networks 36
Totale 6.413
Salva come PNG Salva come JPEG
Categoria #
all - tutte 24.122
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 24.122
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021632 0 62 77 10 184 7 59 3 171 2 42 15
2021/2022808 95 103 34 5 99 1 105 21 82 5 22 236
2022/20231.241 114 61 18 86 111 201 3 274 296 21 36 20
2023/2024762 29 212 24 44 23 193 7 19 1 79 84 47
2024/20252.111 41 231 102 67 483 347 79 102 117 201 183 158
2025/2026299 268 31 0 0 0 0 0 0 0 0 0 0
Totale 6.641