IRIS
DI CATALDO, Giuseppe
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 937
EU - Europa 477
AS - Asia 158
AF - Africa 57
Continente sconosciuto - Info sul continente non disponibili 1
Totale 1.630
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 888
IE - Irlanda 146
UA - Ucraina 139
CN - Cina 127
CA - Canada 49
RU - Federazione Russa 42
CI - Costa d'Avorio 40
DE - Germania 36
IT - Italia 35
SE - Svezia 31
FI - Finlandia 26
SN - Senegal 17
TW - Taiwan 12
FR - Francia 6
IN - India 5
CH - Svizzera 4
GB - Regno Unito 3
PH - Filippine 3
BG - Bulgaria 2
KR - Corea 2
NL - Olanda 2
SG - Singapore 2
UZ - Uzbekistan 2
AT - Austria 1
BE - Belgio 1
BN - Brunei Darussalam 1
CZ - Repubblica Ceca 1
EU - Europa 1
GR - Grecia 1
ID - Indonesia 1
IL - Israele 1
IR - Iran 1
LB - Libano 1
PL - Polonia 1
Totale 1.630
Salva come PNG Salva come JPEG
Città #
Chandler 185
Jacksonville 158
Houston 151
Dublin 145
Nanjing 50
Abidjan 40
Andover 39
Cambridge 39
Lawrence 39
Toronto 38
Ashburn 35
Catania 28
Helsinki 26
Grafing 24
Wilmington 24
San Mateo 21
Dakar 17
Nanchang 16
Boardman 15
Des Moines 13
Shenyang 12
Taipei 12
Hebei 11
Seattle 11
Changsha 10
Tianjin 9
Ottawa 8
Saint Petersburg 8
Jiaxing 6
Moscow 6
Nuremberg 5
Changchun 2
Duncan 2
Frankfurt 2
Frankfurt Am Main 2
Halifax 2
Jinan 2
Norwalk 2
Siracusa 2
Ardabil 1
Bandar Seri Begawan 1
Bangalore 1
Belpasso 1
Bremen 1
Brussels 1
Cesena 1
Delft 1
Guangzhou 1
Hangzhou 1
Hinganghat 1
Jakarta 1
Kiev 1
Kunming 1
Lausanne 1
Liberty Lake 1
Mangalore 1
Miami 1
Montreal 1
New York 1
Ningbo 1
San Jose 1
Sofia 1
Taizhou 1
Tel Aviv 1
Tralee 1
Washington 1
Zhengzhou 1
Totale 1.245
Salva come PNG Salva come JPEG
Nome #
Mixed Full Adder topologies for high-performance low-power arithmetic circuits 186
Optimized Design of an N-th Order Dickson Voltage Multiplier 69
A CMOS CURRENT AMPLIFIER 62
Design guidelines of CMOS class-AB output stages: a tutorial 60
Area-efficient design of three- and four-stage voltage multipliers for power integrated circuits 58
Design of an Nth order Dickson voltage multiplier 57
CMOS Non-tailed differential pair 56
A Schmitt trigger by means of CCII+ 55
High-Speed CMOS Unity-Gain Current Amplifier 52
Single-miller all-passive compensation network for three-stage OTAs 49
GAIN-COMPENSATED SAMPLE-AND-HOLD CIRCUIT FOR HIGH-FREQUENCY APPLICATION 48
A New Wind Generator with Permanent Magnet Machine for Electrochemical Converter 47
NEW CMOS CURRENT MIRRORS WITH IMPROVED HIGH-FREQUENCY RESPONSE 44
CMOS voltage feedback current amplifier 44
Reversed Nested Miller Compensation with Voltage Follower 44
CML RING OSCILLATORS: OSCILLATION FREQUENCY 43
DOUBLE AND TRIPLE CHARGE PUMPS WITH MOS DIODES - DYNAMIC-MODELS TO AN OPTIMIZED DESIGN 42
Design of low-power high-speed bipolar frequency dividers 40
DOUBLE AND TRIPLE CHARGE PUMP FOR POWER IC - IDEAL DYNAMIC-MODELS TO AN OPTIMIZED DESIGN 39
DOUBLE AND TRIPLE CHARGE PUMP FOR POWER IC - DYNAMIC-MODELS WHICH TAKE PARASITIC EFFECTS INTO ACCOUNT 39
A Generalization of Miller Formulae for Nonlinear Feedback Networks 39
AN ACCURATE OFFSET–COMPENSATED CURRENT COMPARATOR 37
CMOS INTERFACE FOR DIFFERENTIAL CAPACITIVE TRANSDUCERS 36
Two CMOS current feedback operational amplifiers 35
Optimized Design of High Fan-In Multiplexers Using tri-State Inverter 34
Improved single-Miller passive compensation network for three-stage CMOS OTAs 34
On the use of neural networks for Hamming coding 32
A THEORETICAL APPROACH TO THE DESIGN OF A/D CONVERTER BY MEANS OF SCHMITT TRIGGERS 32
High-speed voltage buffers for the experimental characterization of CMOS transconductance operational amplifiers 31
CML Ring Oscillators: Oscillation Frequency 31
Modeling Of Feedback Analog Circuits With Vhdl 29
Gated Clock Approach for Low-Power Pseudo Random Bit Generators 27
Rc-Chain: A Simple Model Of Delay With A Ramp Input 26
New trends in circuit design via expert system 25
IMPROVED DYNAMIC-MODEL OF DOUBLE AND TRIPLE CHARGE PUMPS TO TAKE CURRENT LEAKAGE INTO ACCOUNT 25
Miller Compensation: Optimization With Current Buffer/Amplifier 24
Design Guidelines for Bipolar Frequency Dividers 23
High-Performance Frequency Compensation Topology for Four-Stage OTAs 22
High-Performance CMOS Current Follower 18
Totale 1.694
Salva come PNG Salva come JPEG
Categoria #
all - tutte 5.000
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 5.000
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2018/201910 0 0 0 0 0 0 0 0 0 0 1 9
2019/2020354 93 16 26 60 71 4 26 0 24 0 27 7
2020/2021240 1 23 35 0 68 4 28 0 45 0 26 10
2021/2022291 38 39 0 4 52 9 43 5 39 0 7 55
2022/2023489 40 37 8 34 57 80 0 90 127 2 12 2
2023/2024164 10 52 8 8 9 26 0 13 1 37 0 0
Totale 1.694