IRIS
PALUMBO, Gaetano
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 21.003
EU - Europa 6.186
AS - Asia 5.962
SA - Sud America 1.148
AF - Africa 928
OC - Oceania 58
Continente sconosciuto - Info sul continente non disponibili 16
AN - Antartide 2
Totale 35.303
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 20.388
SG - Singapore 2.768
CN - Cina 2.263
IE - Irlanda 1.632
UA - Ucraina 1.444
IT - Italia 1.330
BR - Brasile 1.010
CI - Costa d'Avorio 653
CA - Canada 560
RU - Federazione Russa 397
FI - Finlandia 292
VN - Vietnam 279
SE - Svezia 230
DE - Germania 208
SN - Senegal 189
FR - Francia 169
KR - Corea 149
GB - Regno Unito 148
IN - India 124
CH - Svizzera 71
HK - Hong Kong 64
NL - Olanda 58
AR - Argentina 49
AU - Australia 45
UZ - Uzbekistan 42
AT - Austria 41
PL - Polonia 41
JP - Giappone 37
MX - Messico 34
TW - Taiwan 33
BD - Bangladesh 30
CZ - Repubblica Ceca 29
IQ - Iraq 28
TR - Turchia 28
ZA - Sudafrica 25
EC - Ecuador 24
GR - Grecia 22
LB - Libano 20
PK - Pakistan 17
CO - Colombia 15
EU - Europa 15
NG - Nigeria 15
ES - Italia 13
EG - Egitto 12
ID - Indonesia 12
NZ - Nuova Zelanda 12
PE - Perù 12
VE - Venezuela 12
AE - Emirati Arabi Uniti 11
KE - Kenya 10
BG - Bulgaria 9
MA - Marocco 9
PT - Portogallo 9
PY - Paraguay 9
SA - Arabia Saudita 9
BE - Belgio 7
IL - Israele 7
JO - Giordania 7
CL - Cile 6
DZ - Algeria 6
JM - Giamaica 6
RS - Serbia 6
TN - Tunisia 6
BY - Bielorussia 5
OM - Oman 5
PH - Filippine 5
UY - Uruguay 5
BO - Bolivia 4
DK - Danimarca 4
IR - Iran 4
BN - Brunei Darussalam 3
HN - Honduras 3
KZ - Kazakistan 3
LT - Lituania 3
NO - Norvegia 3
AL - Albania 2
CR - Costa Rica 2
DO - Repubblica Dominicana 2
GY - Guiana 2
HR - Croazia 2
LU - Lussemburgo 2
ML - Mali 2
NP - Nepal 2
PS - Palestinian Territory 2
RO - Romania 2
TH - Thailandia 2
TL - Timor Orientale 2
TT - Trinidad e Tobago 2
AQ - Antartide 1
AZ - Azerbaigian 1
BA - Bosnia-Erzegovina 1
BH - Bahrain 1
BS - Bahamas 1
CU - Cuba 1
EE - Estonia 1
GA - Gabon 1
GS - Georgia del Sud e Isole Sandwich Australi 1
HU - Ungheria 1
KG - Kirghizistan 1
KI - Kiribati 1
Totale 35.291
Salva come PNG Salva come JPEG
Città #
Dallas 9.386
Santa Clara 2.195
Singapore 1.681
Dublin 1.618
Jacksonville 1.534
Chandler 1.298
Abidjan 653
Boardman 638
Nanjing 515
Cambridge 447
Lawrence 447
Andover 436
Toronto 414
Civitanova Marche 393
Hefei 357
Ashburn 339
Catania 320
Helsinki 280
Beijing 234
San Mateo 219
Des Moines 214
Los Angeles 203
Chicago 200
Wilmington 195
Dakar 189
Dong Ket 178
Houston 176
Nanchang 145
Seoul 145
Shenyang 142
Hebei 123
Saint Petersburg 111
Changsha 103
Jiaxing 97
Ottawa 92
Tianjin 90
São Paulo 89
Council Bluffs 78
Grafing 61
Milan 58
The Dalles 58
Columbus 56
Hong Kong 47
Ho Chi Minh City 40
Rio de Janeiro 39
Jinan 38
Moscow 38
Palermo 37
New York 35
Seattle 35
Belo Horizonte 34
Hangzhou 29
Nuremberg 29
Washington 29
Munich 27
Norwalk 27
Tremestieri Etneo 26
Pune 25
Liberty Lake 24
Piedimonte Etneo 24
Chennai 23
Amsterdam 22
Brno 22
Brasília 21
Hanoi 21
Zhengzhou 21
Taizhou 19
Tokyo 19
Duncan 18
Montreal 18
Naples 18
Phoenix 18
Rome 18
Kunming 17
Ningbo 17
London 16
New Taipei City 16
Warsaw 16
Ann Arbor 15
Boston 15
Brooklyn 15
Tashkent 15
Bengaluru 14
Den Haag 14
San Jose 14
Acireale 13
Frankfurt Am Main 13
Mumbai 13
Abuja 12
Baghdad 12
Campinas 12
Ribeirão Preto 12
San Francisco 12
Stockholm 12
West Jordan 12
Guangzhou 11
Istanbul 11
Lima 11
Redondo Beach 11
Shanghai 11
Totale 27.410
Salva come PNG Salva come JPEG
Nome #
A 0.003-mm2 50-mW Three-Stage Amplifier Driving 10-nF with 2.7-MHz GBW 3.606
0.5-v frequency dividers in folded mcml exploiting forward body bias: Analysis and comparison 3.476
Mixed Full Adder topologies for high-performance low-power arithmetic circuits 219
A 1-V CMOS Output Stage with High Linearity 156
Design guidelines of CMOS class-AB output stages: a tutorial 141
1.2-V CMOS op-amp with a dynamically biased output stage 139
A Bulk Current Regulation Technique for Dual-Branch Cross-Coupled Charge Pumps 137
A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers 137
1.5-V CMOS CCII+ WITH HIGH CURRENT-DRIVING CAPABILITY 133
1.2-V CMOS OUTPUT STAGE WITH IMPROVED DRIVE CAPABILITY 132
A 1.5-V high drive capability CMOS op-amp 131
1.5V power supply CMOS voltage squarer 129
A Clock Boosted Charge Pump with Reduced Rise Time 126
A CMOS CURRENT AMPLIFIER 121
A 1.5 CMOS Voltage Multiplier 121
1.5-V High-Drive Second Generation Current Conveyor 121
A New Method for Harmonic Distortion Analysis in Class-AB Stages 113
A 1.35-V Sense Amplifier for Non Volatile Memories based on Current Mode Approach 113
A 50-mA 1-nF Low-Voltage Low-Dropout Voltage Regulator for SoC Applications 113
195-nW 120-dB Subthreshold CMOS OTA Driving up to 200 pF and Occupying only 4.4·10-3 mm2 112
PERFORMANCE EVALUATION OF ADIABATIC GATES 108
Design of low-power high-speed bipolar frequency dividers 108
Advances in Reversed Nested Miller Compensation 108
1V CMOS output stage with excellent linearity 108
Robust design of CMOS amplifiers oriented to settling-time specification 107
Dynamic-biased capacitor-free NMOS LDO voltage regulator 106
Signal Amplifiers 105
Autonomous Energy-Efficient Wireless Sensor Network Platform for Home/Office Automation 103
Optimized Design of an N-th Order Dickson Voltage Multiplier 102
2-MHz GBW CMOS OTA for 250 pF to 1.25 nF capacitive load 102
A Charge Loss Aware Advanced Model of Dickson Voltage Multipliers 101
An Accurate Ultra-Compact I–V Model for Nanometer MOS Transistors With Applications on Digital Circuits 101
Design of an Nth order Dickson voltage multiplier 101
A gm/ID-Based Design Strategy for IoT and Ultra-Low-Power OTAs with Fast-Settling and Large Capacitive Loads 101
A Schmitt trigger by means of CCII+ 100
Optimized Charge Pump with Clock Booster for Reduced Rise Time or Silicon Area 98
Variations in Nanometer CMOS Flip-Flops: Part I – Timing and Impact of Process Variations 97
Area-efficient design of three- and four-stage voltage multipliers for power integrated circuits 96
Integrated Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes 95
Approach to the design of low-voltage SC filters 94
A New Advanced RNMC Technique with Dual-Active Current and Voltage Buffers for Low-Power High-Load Three-Stage Amplifiers 94
Design procedures for three-stage CMOS OTAs with nested-Miller compensation 94
A New Accurate Analytical Expression for the SiPM Transient Response to Single Photons 93
Class-AB CMOS output stages suitable for low-voltage amplifiers in nanometer technologies 93
Pseudo-Random Sequence Generators with Improved Inviolability Performance 92
Analysis and optimization of a novel CMOS multiplier 92
An approach to test the open-loop parameters of feedback amplifiers 92
IMPROVED BEHAVIORAL AND DESIGN MODEL OF AN N-TH ORDER CHARGE PUMP 89
A New Enhanced PSPICE Implementation of the Equivalent Circuit Model of SiPM Detectors 89
"Modular Low-Power, High-Speed CMOS Analog-to-Digital Converter for Embedded Systems" (di Keh-La Lin, A. Kemna, B. Hosticka), in IEEE Circuits & Devices Magazine 88
Introduzione ai Dispositivi Elettronici 88
DESIGN METHODOLOGY AND ADVANCES IN NESTED-MILLER COMPENSATION 87
NEW CMOS CURRENT MIRRORS WITH IMPROVED HIGH-FREQUENCY RESPONSE 86
The noise performance of Miller CMOS operational amplifiers with current-buffer frequency compensation 86
CML RING OSCILLATORS: OSCILLATION FREQUENCY 86
Introduzione ai Convertitori A/D del tipo Sigma-Delta 86
Single-miller all-passive compensation network for three-stage OTAs 86
Memorie Ferroelettriche 85
Design and Comparison of Very Low-Voltage CMOS Output Stages 85
Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time 85
An Efficient RNM Compensation Topology with Voltage Buffer and Nulling Resistors for Large-Capacitive-Load Three-Stage OTAs 85
AN ACCURATE OFFSET–COMPENSATED CURRENT COMPARATOR 85
Behavioral modeling of statistical phenomena of single-photon avalanche diodes 84
A compensation strategy for two-stage CMOS opamps based on current buffer 84
Robust Miller Compensation With Current Amplifiers Applied to LDO Voltage Regulator 84
GAIN-COMPENSATED SAMPLE-AND-HOLD CIRCUIT FOR HIGH-FREQUENCY APPLICATION 84
Resistance of Feedback Amplifiers: A Novel Representation 83
Analytical Comparison of Frequency Compensation Techniques in Three-Stage Amplifiers 83
CMOS CURRENT AMPLIFIERS 83
Three-stage single-miller CMOS OTA driving 10 nF with 1.46-MHz GBW 83
AN OPTIMIZED COMPENSATION STRATEGY FOR 2-STAGE CMOS OP AMPS 82
Improved Power-Efficient RNMC Technique with Voltage Buffer and Nulling Resistors for Low-Power High-Load Three-Stage Amplifiers 82
A Novel Low-Power High-Speed Rail-to-Rail Class-B Buffer Amplifier for LCD Output Drivers 82
Power Supply Rejection of Widlar Bandgap Voltage Reference 82
An Approach to the Design of Low-Voltage SC Filters 82
HIGH LINEARITY CMOS CURRENT OUTPUT STAGE 81
A Fuzzy A/D Converter by Means of Current-Mode Approach 81
DOUBLE AND TRIPLE CHARGE PUMPS WITH MOS DIODES - DYNAMIC-MODELS TO AN OPTIMIZED DESIGN 81
Analytical Figure of Merit Evaluation of RNMC Networks for Low-Power Three-Stage OTAs 81
A Fuzzy Controller for Step-Up DC/DC Converters 81
MODELING OF SOURCE COUPLED LOGIC GATES 80
Guest editorial 80
Improved Low-Power High-Speed Buffer Amplifier with Slew-Rate Enhancement for LCD Applications 80
Solutions for CMOS Current Amplifiers with High-Drive Output Stage 80
Switched capacitor compatible minimum-maximum function 80
Resolution of a Current-Mode Algorithmic Analog-to-Digital Converter 80
A high-performance charge pump topology for very-low-voltage applications 80
Nonidealities of Tow-Thomas Biquads Using VOA- and CFOA-Based Miller Integrators 79
Distortion analysis of Miller-compensated three-stage amplifiers 79
Variations in Nanometer CMOS Flip-Flops: Part II – Energy Variability and Impact of Other Sources of Variations 79
A High-Speed Low-Power Output Buffer Amplifier for Large-Size LCD Applications 79
HIGHLY ACCURATE AND SIMPLE MODELS FOR CML AND ECL GATES 78
BEHAVIORAL MODEL OF ANALOG CIRCUITS FOR NONVOLATILE MEMORIES WITH VHDL-AMS 78
DOUBLE AND TRIPLE CHARGE PUMP FOR POWER IC - IDEAL DYNAMIC-MODELS TO AN OPTIMIZED DESIGN 78
Guidelines for Designing Class-AB Output Stages 78
A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs 78
Propagation Delay of an RC-Circuit with a Ramp Input: an Analytical Very Accurate and Simple Model 77
Design strategies of Cascaded CML Gates 77
A high-performance very low-voltage current sense amplifier for nonvolatile memories 77
A Generalization of Miller Formulae for Nonlinear Feedback Networks 77
Totale 16.520
Salva come PNG Salva come JPEG
Categoria #
all - tutte 116.753
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 116.753
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/20211.868 0 0 0 10 748 42 257 21 288 14 231 257
2021/20223.166 425 451 9 40 538 5 450 103 312 32 105 696
2022/20234.582 473 164 62 309 392 845 28 880 1.205 28 128 68
2023/20242.496 106 440 100 106 58 281 51 95 15 542 417 285
2024/20257.708 240 851 505 524 1.817 813 209 316 505 872 446 610
2025/202611.759 900 1.534 9.059 266 0 0 0 0 0 0 0 0
Totale 36.217