IRIS
GIUSTOLISI, Gianluca
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 3.209
EU - Europa 1.745
AS - Asia 1.535
SA - Sud America 252
AF - Africa 237
OC - Oceania 30
Continente sconosciuto - Info sul continente non disponibili 6
AN - Antartide 1
Totale 7.015
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 3.049
SG - Singapore 744
IT - Italia 563
CN - Cina 520
IE - Irlanda 414
UA - Ucraina 288
BR - Brasile 228
CI - Costa d'Avorio 165
CA - Canada 144
RU - Federazione Russa 106
VN - Vietnam 93
DE - Germania 66
FR - Francia 55
FI - Finlandia 52
SN - Senegal 52
GB - Regno Unito 51
IN - India 43
SE - Svezia 36
NL - Olanda 28
CH - Svizzera 24
KR - Corea 23
TW - Taiwan 21
CZ - Repubblica Ceca 18
AU - Australia 16
JP - Giappone 15
AT - Austria 14
NZ - Nuova Zelanda 14
IQ - Iraq 12
AR - Argentina 10
BD - Bangladesh 10
HK - Hong Kong 10
MX - Messico 10
PK - Pakistan 10
UZ - Uzbekistan 8
TR - Turchia 7
EU - Europa 6
PL - Polonia 6
DZ - Algeria 5
EC - Ecuador 4
ES - Italia 4
LB - Libano 4
BY - Bielorussia 3
ET - Etiopia 3
GR - Grecia 3
JO - Giordania 3
PE - Perù 3
VE - Venezuela 3
BG - Bulgaria 2
BO - Bolivia 2
GA - Gabon 2
HU - Ungheria 2
JM - Giamaica 2
KE - Kenya 2
NG - Nigeria 2
NO - Norvegia 2
NP - Nepal 2
RS - Serbia 2
TN - Tunisia 2
ZA - Sudafrica 2
AQ - Antartide 1
AZ - Azerbaigian 1
BE - Belgio 1
BN - Brunei Darussalam 1
CY - Cipro 1
DK - Danimarca 1
DO - Repubblica Dominicana 1
EE - Estonia 1
EG - Egitto 1
HN - Honduras 1
HR - Croazia 1
IL - Israele 1
IR - Iran 1
KG - Kirghizistan 1
MA - Marocco 1
MT - Malta 1
MY - Malesia 1
OM - Oman 1
PA - Panama 1
PH - Filippine 1
PY - Paraguay 1
RO - Romania 1
SA - Arabia Saudita 1
TT - Trinidad e Tobago 1
UY - Uruguay 1
Totale 7.015
Salva come PNG Salva come JPEG
Città #
Santa Clara 855
Singapore 462
Dublin 398
Chandler 383
Jacksonville 332
Abidjan 165
Boardman 147
Beijing 109
Nanjing 108
Cambridge 106
Lawrence 106
Civitanova Marche 105
Andover 103
Chicago 101
Toronto 93
Catania 90
Dong Ket 86
Ashburn 64
Des Moines 56
Dakar 52
Council Bluffs 48
Helsinki 45
Hefei 41
San Mateo 39
Milan 36
Wilmington 36
Columbus 34
The Dalles 33
Hebei 31
Saint Petersburg 30
Nanchang 29
Shenyang 28
Palermo 27
Changsha 26
Tianjin 24
Seoul 23
Ottawa 22
São Paulo 22
Jiaxing 19
Los Angeles 19
Brno 18
Munich 18
Nuremberg 16
New Taipei City 15
Tremestieri Etneo 15
Amsterdam 12
Marseille 9
Messina 9
Monte San Vito 9
New York 9
Auckland 8
Boston 8
Delft 8
Liberty Lake 8
Montreal 8
Moscow 8
Rio de Janeiro 8
Rome 8
Dallas 7
Hangzhou 7
Jinan 7
Nakamaru 7
San Jose 7
Turin 7
Belo Horizonte 6
Bengaluru 6
Brasília 6
Brooklyn 6
Chennai 6
Duncan 6
Falls Church 6
Grafing 6
Guangzhou 6
London 6
Naples 6
Ningbo 6
Norwalk 6
Seattle 6
Stockholm 6
Taizhou 6
Tokyo 6
Visakhapatnam 6
Zhengzhou 6
Arona 5
Baghdad 5
Brisbane 5
Geneva 5
Mumbai 5
Orta di Atella 5
Pune 5
San Giuliano Milanese 5
Thrissur 5
Vittoria 5
Washington 5
Aci Catena 4
Central 4
Dhaka 4
Frankfurt Am Main 4
Goiânia 4
Houston 4
Totale 4.962
Salva come PNG Salva come JPEG
Nome #
A 1-V CMOS Output Stage with High Linearity 127
Design guidelines of CMOS class-AB output stages: a tutorial 124
A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers 123
1.2-V CMOS op-amp with a dynamically biased output stage 106
A Clock Boosted Charge Pump with Reduced Rise Time 103
Robust design of CMOS amplifiers oriented to settling-time specification 102
A 28-nm CMOS 60-GHz LNA for OOK Low-Power Receivers 98
A 1.5 CMOS Voltage Multiplier 97
High-Drive and Linear CMOS Class-AB Pseudo-Differential Amplifier 97
Dynamic-biased capacitor-free NMOS LDO voltage regulator 96
A New Method for Harmonic Distortion Analysis in Class-AB Stages 94
Autonomous Energy-Efficient Wireless Sensor Network Platform for Home/Office Automation 93
1.5V power supply CMOS voltage squarer 92
Integrated Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes 89
Approach to the design of low-voltage SC filters 88
Class-AB CMOS output stages suitable for low-voltage amplifiers in nanometer technologies 88
Theoretical and experimental study of the role of cell-cell dipole interaction in dielectrophoretic devices: application to polynomial electrodes 85
A 50-mA 1-nF Low-Voltage Low-Dropout Voltage Regulator for SoC Applications 85
An Accurate Ultra-Compact I–V Model for Nanometer MOS Transistors With Applications on Digital Circuits 84
Analysis and optimization of a novel CMOS multiplier 84
1V CMOS output stage with excellent linearity 82
Introduzione ai Convertitori A/D del tipo Sigma-Delta 82
Optimized Charge Pump with Clock Booster for Reduced Rise Time or Silicon Area 82
Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time 81
High-dimensional dynamics in a single-transistor oscillator containing Feynman-Sierpiński resonators: Effect of fractal depth and irregularity 81
A gm/ID-Based Design Strategy for IoT and Ultra-Low-Power OTAs with Fast-Settling and Large Capacitive Loads 80
Design and Comparison of Very Low-Voltage CMOS Output Stages 78
An approach to test the open-loop parameters of feedback amplifiers 78
Behavioral modeling of statistical phenomena of single-photon avalanche diodes 77
Introduzione ai Dispositivi Elettronici 77
An Approach to the Design of Low-Voltage SC Filters 76
A Biasing Approach to design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs 76
Device Modeling for Digital Circuits 75
Switched capacitor compatible minimum-maximum function 73
Robust Miller Compensation With Current Amplifiers Applied to LDO Voltage Regulator 72
Guidelines for Designing Class-AB Output Stages 72
Resistance of Feedback Amplifiers: A Novel Representation 71
Resolution of a Current-Mode Algorithmic Analog-to-Digital Converter 71
Design of CMOS three-stage amplifiers for near-to-minimum settling-time 71
Power Supply Rejection of Widlar Bandgap Voltage Reference 70
A New Topology for the Implementation of Analog Maximum and Minimum Functions 70
Fractional Order Differ-Integral Operator in Integrated Technology 69
CMRR frequency response of CMOS operational transconductance amplifiers 68
A Fuzzy Controller for Step-Up DC/DC Converters 67
An ultra-compact MOS model in nanometer technologies 64
High-linear class AB transconductor for high-frequency applications 64
Analysis and Optimization of a Low-Voltage Class-AB Output Stage 63
Exploiting the High-Frequency Performance of Low-Voltage Low-Power SC Filters 63
HIGH–DRIVE CMOS CURRENT–FEEDBACK OPAMP 62
A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs 62
A Fuzzy A/D Converter by Means of Current-Mode Approach 61
Study of the role of particle-particle dipole interaction in dielectrophoretic devices for biomarkers identification 61
A switched-capacitor compatible membership function block 60
In-Depth Analysis of Pole-Zero Compensations in CMOS Operational Transconductance Amplifiers 60
Analysis, modelling and optimization of a gain boosted telescopic amplifier 59
On-chip low drop-out voltage regulator with NMOS power transistor and dynamic biasing technique 58
Techniques for evaluating harmonic distortion in class-AB output stages: A tutorial 58
Design of low-voltage low-power SC filters for high-frequency applications 58
Design of CMOS OTAs with Settling-Time Constraints 58
Analysis and Comparison in the Energy-Delay Space of Nanometer CMOS One-Bit Full-Adders 57
Inverter transfer curves and SRAM noise margin evaluation based on an ultra-compact MOS model 57
A Novel 1.5-V CMOS Mixer 57
Detailed Frequency Analysis of Power Supply Rejection in Brokaw Bandgap 57
Analysis and optimization of gain-boosted telescopic amplifiers 57
Behavioral model of silicon photo-multipliers suitable for transistor-level circuit simulation 57
A new voltage reference topology based on subthreshold MOSFETs 56
A new method for evaluating harmonic distortion in push-pull output stages 56
Non-Inverting Class-AB CMOS Output Stage for Driving High-Capacitive Loads 56
Comparison of Methods for Predicting Distortion in Class-AB Stages 56
An efficient fuzzy controller architecture in SC technique 55
Verilog-a Modeling of SPAD Statistical Phenomena 55
A Novel Method for Determining Open-Loop Parameters in Feedback Amplifiers 55
Sample frequency effects on a new SC realization of Fractional Order Integrator 55
Analysis of Power Supply Gain of CMOS Bandgap References 55
Analysis of power supply noise attenuation in a PTAT current source 55
Settling-time oriented OTA design through the approximation of the ideal delay 55
A fuzzy membership function circuit in SC technique 54
NMOS Low Drop-Out Regulator with Dynamic Biasing 53
LDO Compensation Strategy based on Current Buffer/Amplifiers 53
A novel 1-V class-AB transconductor for improving speed performance in SC applications 53
A Detailed Analysis of Power-Supply Noise Attenuation in Bandgap Voltage References 53
Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior 53
A simple extraction procedure for determining the electrical parameters in Silicon Photomultipliers 51
Statistical modelling and design guidelines of CMOS current references 51
Simple and Accurate Model for the Propagation Delay in MCML Gates 50
Logic Gates Dynamic Modeling by Means of an Ultra-Compact MOS Model 50
Analog Fuzzy Controller in SC Technique 50
Design of three-stage OTAs from settling-time and slew-rate constraints 50
Statistical analysis of the resolution in a current-mode ADC 49
A Novel High-speed Cascode Current Mirror Compensation 49
Compensation strategy for high-speed three-stage switched-capacitor amplifiers 48
A 5 mW 28 nm CMOS Low-Noise Amplifier with Transformer-Based Electrostatic Discharge Protection for 60 GHz Applications 47
Two-Stage OTA Design Based on Settling-Time Constraints 47
Low-voltage LDO Compensation Strategy based on Current Amplifiers 47
Harmonic distortion in single-stage amplifiers 47
Frequency Behaviour of CMRR in One-Stage CMOS OTA 46
Theoretical and experimental study of the kinetics of particle chains near electrodes in dielectrophoretic devices 46
Statistical Analysis of CMOS Current Reference 46
Design Methodology of the Output Power Stage of a Step-Down DC-DC Converter 45
A Novel CMOS Voltage Squarer 45
Totale 6.799
Salva come PNG Salva come JPEG
Categoria #
all - tutte 26.319
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 26.319
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021602 5 45 77 4 175 11 57 11 54 9 47 107
2021/2022756 99 110 4 11 120 3 109 19 71 6 29 175
2022/20231.264 111 65 20 105 101 221 8 247 318 8 37 23
2023/2024908 42 257 30 23 12 80 46 15 16 150 128 109
2024/20252.580 123 290 129 175 628 362 91 110 126 248 138 160
2025/2026304 304 0 0 0 0 0 0 0 0 0 0 0
Totale 7.332